- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360907 > IPM6220CB Analog IC PDF資料下載
參數(shù)資料
| 型號： | IPM6220CB |
| 英文描述： | Analog IC |
| 中文描述： | 模擬IC |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 343K |
| 代理商： | IPM6220CB |
9
This leads to deterioration of the droop benefits in the
battery-optimized mode where they are mostly appreciable,
Figure 2.
The IPM6210 incorporates a new proprietary droop
technique specially designed for the SpeedStep
TM
- enabled
converters and provides mode-compensated, relatively
equal droop in both, the performance and the battery-
optimized modes. The droop is set as a fraction of the VID
programmed voltage and the gain in the current loop is
different for each VID combination. That makes the droop
compensated for the voltage and the frequency changes
associated with the different CPU modes of operation.
To accommodate the droop the output voltage of core
converter is raised 2% at no load conditions. The resistor
connected to ISEN1 pin programs the amount of droop.
This resistor sets the gain in the current feedback loop. The
droop is scaled to 5.5% of the VID code when current into
ISEN1 pin equals 75
μ
A.
The output voltage waveforms with droop subjected to load
step are shown on Figures 3 through 5.
Feedback Loop Compensation
Due to implemented average current mode control, the
modulator has a single pole response with -1 slope at
frequency determined by load:
,
where R
O
is load resistance; C
O
is load capacitance. For
this type of modulator Type 2 compensation circuit is usually
sufficient. To reduce number of external components and
remove the burden at determining compensation
components from a system designer, both PWM controllers
have internally compensated error amplifiers.
Figure 6 shows Type 2 amplifier and its response along with
responses of current mode modulator and the converter. The
Type 2 amplifier, in addition to the pole at origin, has a
zero-pole pair that causes a flat gain region at frequencies in
between the zero and the pole.
2
1
;
;
This region is also associated with phase ‘bump’ or reduced
phase shift. The amount of phase shift reduction depends on
how wide the region of flat gain is and has a maximum value
of 90 degrees. To further simplify the converter
compensation, the modulator gain is kept independent of the
input voltage variation by providing feed-forward of V
IN
to
the oscillator ramp.
FIGURE 3.
Ch1 50mV
Ch2 5.0A
M50
μ
s
1
2
V
CPU
= 1.6V
I
CPU
= 0.3A>>18A
FIGURE 4.
Ch1 50mV
Ch2 5.0A
M50ms
1
2
V
CPU
= 1.35V
I
CPU
= 0.3A>>13.5A
R
CS
I
xr
)
----------------------------------------
100
–
=
FIGURE 5.
Ch1 50mV
Ch2 5.0A
M50ms
1
2
V
CPU
= 1.00V
I
CPU
= 0.3A>>12.0A
F
PO
O
O
-------------------------------
=
F
Z
-----------------------------
6kHz
=
=
F
P
1
2
-----------------------------
600kHz
=
=
IPM6210
相關PDF資料 |
PDF描述 |
|---|---|
| IPM6210CA | Analog IC |
| IPS0551T(SMD220) | TRANSISTOR | MOSFET | N-CHANNEL | 37V V(BR)DSS | TO-273VAR |
| IPS0551T(TO220) | TRANSISTOR | MOSFET | N-CHANNEL | 37V V(BR)DSS | TO-273AA |
| IPS511E | PERIPHERAL DRIVER|1 DRIVER|MOS|LLCC|18PIN|CERAMIC |
| IPS5551T(SMD220) | PERIPHERAL DRIVER|1 DRIVER|MOS|SIP|3PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IPM6220EVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced Triple PWM Only Mode and Dual Linear Power Controller for Portable Applications |
| IPM-C112 | 制造商:JDSU 制造商全稱:JDS Uniphase Corporation 功能描述:Miniature Integrated Power Monitor |
| IPM-C113 | 制造商:JDSU 制造商全稱:JDS Uniphase Corporation 功能描述:Miniature Integrated Power Monitor |
| IPM-C114 | 制造商:JDSU 制造商全稱:JDS Uniphase Corporation 功能描述:Miniature Integrated Power Monitor |
| IPM-C122 | 制造商:JDSU 制造商全稱:JDS Uniphase Corporation 功能描述:Miniature Integrated Power Monitor |
發(fā)布緊急采購，3分鐘左右您將得到回復。