SSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum Junction Temperature (Plastic Package) . . . . . . . . 150癈
Maximum Storage Temperature Range. . . . . . . . . . .-65癈 to 150癈
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300癈
CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
1. ?/DIV>
JA
is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications    Recommended Operating Conditions, Unless Otherwise Noted. Refer to Block and Simplified Power System
Diagrams, and Typical Application Schematic
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP    MAX
UNITS
Input Quiescent Current
I
CC
SDWN1
= SDWN2
= 5V, SDWNALL
= VIN,
Outputs open circuited
-
1.4
2.0
mA
Stand-by Current
I
CCSB
SDWN1
= SDWN2
= 0V, SDWNALL
= VIN,
Outputs open circuited
-
300
礎(chǔ)
Shut-down Current
I
CCSN
SDWNALL
= 0V
-
<1.0
礎(chǔ)
Input Under-voltage Lock Out
UVLO
Rising VBATT
4.3
4.7
5.1
V
Input Under-voltage Lock Out
UVLO
VBATT, Hysteresis
300
mV
OSCILLATOR
PWM1,2 Oscillator Frequency
F
c1,2
255
300
345
kHz
REFERENCE AND SOFT START
Internal Reference Voltage
V
REF
-
2.472
-
V
Reference Voltage Accuracy
-1.0
-
+1.0
%
SDWN1, SDWN2 Output Current During
Start-up
I
SS
-
5
-
礎(chǔ)
PWM1 CONVERTER, 5V Main
Output Voltage
V
OUT1
5.0
V
Line and Load Regulation
0.0 < IVOUT1 < 5.0A; 5.6V < VBATT < 22.0V
-2
0.5
+2
%
Under-Voltage Shut-Down Level
V
UV1
2祍 delay, % Feedback Voltage at VSNS1 pin
70
75
80
%
Current Limit Threshold
I
OC2
Current from ISNS1 Pin Through RSNS1
90
135
180
礎(chǔ)
Over-Voltage Threshold
V
OVP1
2祍 delay, % Feedback Voltage at VSNS1 pin
110
115
120
%
Maximum Duty Cycle
DC
MAX
SDWN1 > 4.0V
94
%
PWM2 CONVERTER, 3.3V Main
Output Voltage
VOUT2
3.3
V
Line and Load Regulation
0.0 < IVOUT2 < 5.0A; 5.6V < VBATT < 24.0V
-2
0.5
+2
%
Under-Voltage Shut-Down Level
V
UV2
2祍 delay, % Feedback Voltage at VSNS2 pin
70
75
80
%
Current Limit Threshold
I
OC2
Current from ISNS2 Pin Through RSNS2
90
135
180
礎(chǔ)
Over-Voltage Threshold
V
OVP2
2祍 delay, % Feedback Voltage at VSNS2 pin
110
115
120
%
Maximum Duty Cycle
DC
MAX
SDWN2 > 4.0V
94
%
Internal Resistance to GND on VSNS2 Pin
R
VSNS2
66K
&
IPM6220A