參數(shù)資料
型號(hào): IDT72V51436L7-5BB
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 40/57頁
文件大小: 0K
描述: IC FLOW CTRL MULTI QUEUE 256-BGA
標(biāo)準(zhǔn)包裝: 1
類型: 多隊(duì)列流量控制
安裝類型: 表面貼裝
封裝/外殼: 256-BBGA
供應(yīng)商設(shè)備封裝: 256-BGA(17x17)
包裝: 托盤
其它名稱: 72V51436L7-5BB
45
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
WCLK
WADEN
tQH
tQS
tAH
tAS
WRADD
D1 Q5
PAF
(Device 1)
tAFLZ
5935 drw25
WEN
tENS
tAH
tAS
tQH
tQS
tDH
tDS
WD-m
Din
tWAF
HIGH-Z
tENH
D1 Q9
PAF
(Device 2)
tFFHZ
1
2
D1 Q5
*B*
*C*
*E*
*F*
*D*
*A*
Figure 22. Almost Full Flag Timing and Queue Switch
Figure 23. Almost Full Flag Timing
WCLK
WEN
PAF
RCLK
tWAF
REN
5935 drw25
D - (m+1) words in Queue
D - m words in Queue
1
2
1
D-(m+1) words
in Queue
tWAF
tENH
tENS
tSKEW2
tENH
tENS
tCLKL
Cycle:
*A* Queue 5 of Device 1 is selected on the write port. A queue within Device 2 had previously been selected. The
PAF output of device 1 is High-Impedance.
*B* No write occurs.
*C* Word, Wd-m is written into Q5 causing the
PAF flag to go from HIGH to LOW. The flag latency is 2 WCLK cycles + tWAF.
*D* Queue 9 if device 1 is now selected for write operations. This queue is not almost full, therefore the
PAF flag will update after a 2 WCLK + tWAF latency.
*E* The
PAF flag goes LOW based on the write 2 cycles earlier.
*F* The
PAF flag goes HIGH due to the queue switch to Q9.
NOTE:
1. The waveform here shows the
PAF flag operation when no queue switches are occurring and a queue selected on both the write and read ports is being written to then read
from at the almost full boundary.
Flag Latencies:
Assertion: 2*WCLK + tWAF
De-assertion: tSKEW2 + WCLK + tWAF
If tSKEW2 is violated there will be one extra WCLK cycle.
相關(guān)PDF資料
PDF描述
IDT72V51433L7-5BB IC FLOW CTRL MULTI QUEUE 256-BGA
LFEC10E-4QN208I IC FPGA 10.2KLUTS 208PQFP
MIC5320-SFYMT TR IC REG LDO 3.3V/1.5V .15A 6-TMLF
MIC5310-PPYML TR IC REG LDO 3V .15A 8-MLF
EB41-S0C5040X CONN EDGEBOARD DUAL 100POS 3A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V51436L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51436L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51443L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51443L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72V51443L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝