參數(shù)資料
型號： IDT72T6360L7-5BBI
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 15/51頁
文件大?。?/td> 0K
描述： IC FLOW-CTRL 48BIT 7-5NS 324-BGA
標準包裝： 1
類型： 連續(xù)流量控制
安裝類型： 表面貼裝
封裝/外殼： 324-BGA
供應商設(shè)備封裝： 324-PBGA（19x19）
包裝： 托盤
其它名稱： 72T6360L7-5BBI
22
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
FEBRUARY 10, 2009
FUNCTIONAL DESCRIPTIONS
MASTER RESET AND DEVICE CONFIGURATION
Duringmasterresetthesequentialflow-controlconfigurationandsettingsare
determined, this includes the following:
1. Synchronous or Asynchronous read and write port operation
2. Bus-widthconfiguration
3. Default offset registervalues
4. IDT standard or first word fall through (FWFT) timing mode
5. Depth expansion in IDT standard or FWFT mode
6. I/O voltage set to 2.5V or 3.3V levels
7. JTAG function enabled or disabled
8. Configuration of the external memory interface
Thestateoftheconfigurationinputsduringmasterresetwilldeterminewhich
oftheabovemodesareselected.Amasterresetcomprisesofpulsingthe
MRS
input pin from high to low for a period of time (tRS) with the configuration inputs
held in their respective states. Table 10 summarizes the configuration modes
availableduringmasterreset.Thesesignalsaredescribedindetailinthesignal
descriptionsection.
PROGRAMMABLE ALMOST EMPTY/ALMOST FULL FLAGS
The SFC has a set of programmable flags (
PAE/PAF) that can be used as
an early indicator for the empty and full boundary conditions. These flags have
anoffsetvalue(n,m)thatwilldeterminethealmostemptyandalmostfullboundary
conditions. Therearefourdefaultoffsetvaluesselectableduringmasterreset,
these values are shown in Table 11, Default Programmable Flag Offsets.
Offset values can also be programmed using the serial programming pins
(SCLK,SI,and
SWEN). TheSFChastwointernaloffsetregistersthatareused
to store the specific offset value, one for the
PAEandoneforthePAF.Thetotal
numberofbits(showninTable12,NumberofBitsRequiredforOffsetRegisters)
mustbecompletelyprogrammedtotheoffsetregisters. Theserialprogramming
sequence begins by writing data into the
PAE register followed by the PAF
register. See Figure 29, Serial Loading of Programmable Flag Registers for
theassociatedtimingdiagram.Thetotalnumberofbitsrequiredtoprogramthe
offset registers will vary depending on the type of configuration that is shown in
Figure 2a-2g, the bus-width selected, and whether EDC is used.
Thevaluesofn,mareusedsuchthatthe
PAEwillbecomeactive(LOW)when
thereareatleastonetonwordswritteninthedevice. Similarly
PAFwillbecome
active (LOW) when there are at least D – M words or more in the device, where
D is the density of the SFC.
TABLE 10 – DEVICE CONFIGURATION
Signal Pins Static State
Configuration
ASYR
0
Read port configured in asynchronous mode
1
Read port configured in synchronous mode
ASYW
0
Write port configured in asynchronous mode
1
Write port configured in synchronous mode
BM[3:0]
—
See Table 13 - Bus-Matching Configurations
FSEL[1:0]
00
Programmable flag register offset value = 127
01
Programmable flag register offset value = 1,023
10
Programmable flag register offset value = 4,095
11
Programmable flag register offset value = 16,383
FWFT
0
IDTStandardmode
1
FWFTmode
IDEM
0
Depth expansion in FWFT mode
1
Depth expansion in IDT Standard mode
IOSEL
0
I/O voltage set to 3.3V levels
1
I/O voltage set to 2.5V levels
JSEL
0
JTAG function is disabled
1
JTAG function is enabled
MIC[2:0]
—
See Table 8 - MIC[2:0] Configurations for description
MSPEED
0
External memory interface clocks set to 133MHz
1
External memory interface clocks set to 166MHz
MTYPE[1:0]
00
External memory configuration is: 4M x 32
01
Not used
10
External memory configuration is: 8M x 32
11
External memory configuration is: 16M x 16
Write Port Bus-Width
x48
x24
x12
EDC On
EDC Off
EDC On
EDC Off
EDC On
EDC Off
Configuration1(128Mb)
21
22
23
24
Configuration1(256Mb)
22
23
24
25
Configuration2(256Mb)
22
23
24
25
Configuration3(256Mb)
22
23
24
25
Configuration3(512Mb)
23
24
25
26
Configuration4(256Mb)
22
23
24
Configuration4(512Mb)
23
24
25
Configuration5(512Mb)
23
24
25
26
Configuration6(768Mb)
24
25
26
Configuration7(1Gb)
24
25
26
27
TABLE 12– NUMBER OF BITS REQUIRED FOR OFFSET REGISTERS
FSEL1
FSEL0
Offset n,m
0
127
0
1
1,023
1
0
4,095
1
16,383
TABLE11–DEFAULT PROGRAMMABLE
FLAGOFFSETS
相關(guān)PDF資料
PDF描述
IDT72V51256L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72V51453L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72V51456L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
IDT77V500S25PF IC SW MEMORY 8X8 1.2BGPS 100TQFP
IDT79RC32H434-400BCG IC MPU 32BIT CORE 400MHZ 256-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T6480L10BB 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72T6480L10BBI 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72T6480L7-5BB 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72T6480L7-5BBG 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72T72105L10BB 功能描述:IC FIFO 65536X72 10NS 324-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*