參數(shù)資料
型號: IDT723614
廠商: Integrated Device Technology, Inc.
英文描述: High-Slew-Rate, Single-Supply Operational Amplifier 8-PDIP 0 to 70
中文描述: 與巴士的CMOS SyncBiFIFOO匹配和字節(jié)交換64 × 36 × 2
文件頁數(shù): 10/39頁
文件大?。?/td> 499K
代理商: IDT723614
10
COMMERCIAL TEMPERATURE RANGE
IDT723614 CMOS SyncBiFIFO
WITH BUS MATCHING AND BYTE SWAPPING
64 x 36 x 2
DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE
AND OPERATING FREE-AIR TEMPERATURE (See Figures 4 through 26)
IDT723614L15 IDT723614L20 IDT723614L30
Min.
Max.
Min.
66.7
15
20
6
8
6
8
4
5
Symbol
f
S
t
CLK
t
CLKH
t
CLKL
t
DS
Parameter
Max.
50
Min.
30
12
12
6
Max.
33.4
Unit
MHz
ns
ns
ns
ns
Clock Frequency, CLKA or CLKB
Clock Cycle Time, CLKA or CLKB
Pulse Duration, CLKA and CLKB HIGH
Pulse Duration, CLKA and CLKB LOW
Setup Time, A0-A35 before CLKA
and B0-B35
before CLKB
Setup Time,
CSA
, W/
R
A, ENA and MBA before
CLKA
;
CSB
,W/
R
B and ENB before CLKB
Setup Time, SIZ0, SIZ1,and
BE
before CLKB
Setup Time, SW0 and SW1 before CLKB
Setup Time, ODD/
EVEN
and PGA before
CLKA
; ODD/
EVEN
and PGB before CLKB
(1)
Setup Time,
RST
LOW before CLKA
or CLKB
(2)
Setup Time, FS0 and FS1 before
RST
HIGH
Hold Time, A0-A35 after CLKA
and B0-B35
after CLKB
Hold Time,
CSA
, W/
R
A, ENA and MBA after
CLKA
;
CSB,
W/
R
B, and ENB after CLKB
Hold Time, SIZ0, SIZ1, and
BE
after CLKB
Hold Time, SW0 and SW1 after CLKB
Hold Time, ODD/
EVEN
and PGA after CLKA
;
ODD/
EVEN
and PGB after CLKB
(1)
Hold Time,
RST
LOW after CLKA
or CLKB
(2)
Hold Time, FS0 and FS1 after
RST
HIGH
Skew Time, between CLKA
and CLKB
for
EFA
,
EFB
,
FFA
, and
FFB
Skew Time, between CLKA
and CLKB
for
AEA
,
AEB
,
AFA
, and
AFB
t
ENS
5
5
6
ns
t
SZS
t
SWS
t
PGS
4
5
4
5
7
5
6
8
6
ns
ns
ns
t
RSTS
5
6
7
ns
t
FSS
t
DH
5
1
6
1
7
1
ns
ns
t
ENH
1
1
1
ns
t
SZH
t
SWH
t
PGH
2
0
0
2
0
0
2
0
0
ns
ns
ns
t
RSTH
t
FSH
t
SKEW1
(3)
5
4
8
6
4
8
7
4
10
ns
ns
ns
t
SKEW2
(3)
9
16
20
ns
NOTES:
1.
2.
3.
Only applies for a clock edge that does a FIFO read.
Requirement to count the clock edge as one of at least four needed to reset a FIFO.
Skew time is not a timimg constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and
CLKB cycle.
相關(guān)PDF資料
PDF描述
IDT723614L30PF 8349 TBGA NO PB W/ ENC
IDT723614L30PQF CMOS SyncBiFIFOO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2
IDT723626 Quad, High Slew Rate, Single-Supply, Op Amp 14-SOIC 0 to 70
IDT723636L12PF CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING
IDT723636L15PF CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723614L15PF 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L15PF8 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L15PQF 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L20PF 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT723614L20PF8 功能描述:IC FIFO CLOCKED 64X36X2 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433