參數(shù)資料
型號(hào): IDT71T75902S75BGI8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 1M X 18 ZBT SRAM, 7.5 ns, PBGA119
封裝: 14 X 22 MM, PLASTIC, BGA-119
文件頁數(shù): 13/26頁
文件大?。?/td> 644K
代理商: IDT71T75902S75BGI8
6.42
20
IDT71T75702, IDT71T75902, 512K x 36, 1M x 18, 2.5V Synchronous ZBT SRAMs with
2.5V I/O, Burst Counter and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
Timing Waveform of CS Operation(1,2,3,4)
NOTES:
1.
Q
(A
1)
represents
the
first
output
from
the
external
address
A
1.
D
(A
3)
represents
the
input
data
to
the
SRAM
corresponding
to
address
A
3etc.
2.
CE
2timing
transitions
are
identical
but
inverted
to
the
CE
1and
CE
2
signals.
For
example,
when
CE
1and
CE
2are
LOW
on
this
waveform,
CE
2is
HIGH.
3.
When
either
one
of
the
Chip
enables
(CE
1,
CE2,
CE
2)
is
sampled
inactive
at
the
rising
clock
edge,
a
deselect
cycle
is
initiated.
The
data-bus
tri-states
one
cycle
after
the
init
iation
of
the
deselect
cycle.
This
allows
for
any
pending
data
transfers
(reads
or
writes)
to
be
completed.
4.
Individual
Byte
Write
signals
(
BW
x)
must
be
valid
on
all
write
and
burst-write
cycles.
A
write
cycle
is
initiated
when
R/
W
signal
is
sampled
LOW.
The
byte
write
information
comes
in
one
cycle
before
the
actual
data
is
presented
to
the
SRAM.
R
/W
A
1
C
LK
A
D
V
/L
D
A
D
R
E
S
C
E
1
,
C
E
2
(2
)
O
E
D
A
T
A
O
U
T
Q
(A
1
)
Q
(A
2
)
Q
(A
4
)
tC
LZ
Q
(A
5
)
tC
D
tC
H
Z
tC
D
C
D
(A
3
)
tS
D
tH
D
tC
H
tC
L
tC
Y
C
tH
C
tS
C
A
5
A
3
tS
B
D
A
T
A
IN
tH
E
tS
E
A
2
tH
A
tS
A
4
tH
W
tS
W
tH
B
C
E
N
tH
A
D
V
tS
A
D
V
531
9
dr
w
10
B
W
1
-
B
W
4
B
(A
3)
,
相關(guān)PDF資料
PDF描述
IDT71V2558XS166BQ 256K X 18 ZBT SRAM, 3.5 ns, PBGA165
IDT71V3576S133BGI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQ 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133BQI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V3576S133PFI 128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT71T75902S75PF 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PF8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 05/Nov/2008 標(biāo)準(zhǔn)包裝:84 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 ZBT 存儲(chǔ)容量:4.5M(128K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應(yīng)商設(shè)備封裝:119-PBGA(14x22) 包裝:托盤 其它名稱:71V3557SA75BGI
IDT71T75902S75PFG 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFG8 功能描述:IC SRAM 18MBIT 75NS 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口,異步 存儲(chǔ)容量:128K(8K x 16) 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:70V25S15PF
IDT71T75902S75PFGI 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 18MBIT 7.5NS 100TQFP