參數(shù)資料
型號(hào)： IDT7005L55PFB
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： SRAM
英文描述： HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
中文描述： 8K X 8 DUAL-PORT SRAM, 55 ns, PQFP64
封裝： 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
文件頁數(shù)： 4/20頁
文件大?。?/td> 189K
代理商： IDT7005L55PFB
6.42
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
12
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention with port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part number indicates power rating (S or L).
7. Industrial temperature: for other speeds, packages and powers contact your sales office.
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range(6,7)
7005X15
Com'l Only
7005X17
Com'l Only
7005X20
Com'l &
Military
7005X25
Com'l &
Military
Symbol
Parameter
Min.
Max.Min.Max.Min.Max.
Min.
Max.
Unit
BUSY TIMING (M/S=VIH)
tBAA
BUSY Access Time from Address Match
____
15
____
17
____
20
____
20
ns
tBDA
BUSY Disable Time from Address Not Matched
____
15
____
17
____
20
____
20
ns
tBAC
BUSY Acce ss Time from Chip Enable Low
____
15
____
17
____
20
____
20
ns
tBDC
BUSY Acce ss Time from Chip Enable High
____
15
____
17
____
17
____
17
ns
tAPS
Arbitration Priority Set-up Time
(2)
5
____
5
____
5
____
5
____
ns
tBDD
BUSY Disable to Valid Data(3)
____
18
____
18
____
30
____
30
ns
tWH
Write Hold After
BUSY(5)
12
____
13
____
15
____
17
____
ns
BUSY TIMING (M/S=VIL)
tWB
BUSY Input to Write(4)
0
____
0
____
0
____
0
____
ns
tWH
Write Hold After
BUSY(5)
12
____
13
____
15
____
17
____
ns
PORT-TO-PORT DELAY TIMING
tWDD
Write Pulse to Data Delay
(1)
____
30
____
30
____
45
____
50
ns
tDDD
Write Data Valid to Read Data Delay(1)
____
25
____
25
____
35
____
35
ns
2738 tbl 15a
7005X35
Com'l, Ind
& Military
7005X55
Com'l, Ind &
Military
7005X70
Military
Only
Symbol
Parameter
Min.Max.Min.Max.
Min.
Max.
Unit
BUSY TIMING (M/S=VIH)
tBAA
BUSY Access Time from Address Match
____
20
____
45
____
45
ns
tBDA
BUSY Disable Time from Address Not Matched
____
20
____
40
____
40
ns
tBAC
BUSY Acce ss Time from Chip Enable Low
____
20
____
40
____
40
ns
tBDC
BUSY Acce ss Time from Chip Enable High
____
20
____
35
____
35
ns
tAPS
Arbitration Priority Set-up Time(2)
5
____
5
____
5
____
ns
tBDD
BUSY Disable to Valid Date(3)
____
35
____
40
____
45
ns
tWH
Write Hold After
BUSY(5)
25
____
25
____
25
____
ns
BUSY TIMING (M/S=VIL)
tWB
BUSY Input to Write(4)
0
____
0
____
0
____
ns
tWH
Write Hold After
BUSY(5)
25
____
25
____
25
____
ns
PORT-TO-PORT DELAY TIMING
tWDD
Write Pulse to Data Delay
(1)
____
60
____
80
____
95
ns
tDDD
Write Data Valid to Read Data Delay(1)
____
45
____
65
____
80
ns
2738 tbl 15b
相關(guān)PDF資料
PDF描述
IDT7005S HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7034L20PF8 4K X 18 DUAL-PORT SRAM, 20 ns, PQFP100
IDT709199L12PFG 128K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
IDT70V34TS20PFI 4K X 18 DUAL-PORT SRAM, 20 ns, PQFP100
IDT71256L35PI 32K X 8 STANDARD SRAM, 35 ns, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7005L55XL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
IDT7005L55XLB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
IDT7005L70F 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005L70FB 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005L70G 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*