- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377239 > IDT5T915 (Integrated Device Technology, Inc.) 2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER PDF資料下載
參數(shù)資料
| 型號： | IDT5T915 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | 2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER |
| 中文描述： | 2.5V的差動1:5時鐘緩沖器TERABUFFER |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 127K |
| 代理商： | IDT5T915 |
INDUSTRIAL TEMPERATURE RANGE
IDT5T915
2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER
3
PIN DESCRIPTION
Symbol
I/O
A
I
A
/V
REF
I
Type
Description
Clock input. A is the "true" side of the differential clock input. If operating in single-ended mode, A is the clock input.
Complementary clock input.
A
/V
REF
is the "complementary" side of A if the input is in differential mode. If operating in single-ended
mode,
A
/V
REF
is connected to GND. For single-ended operation in differential mode,
A
/V
REF
should be set to the desired toggle
voltage for A:
2.5V LVTTL
V
REF
= 1250mV
1.8V LVTTL, eHSTL
V
REF
= 900mV
HSTL
V
REF
= 750mV
LVEPECL
V
REF
= 1082mV
Gate control for "true", Qn, outputs. When
G(+)
is LOW, the "true" outputs are enabled. When
G(+)
is HIGH, the "true" outputs are
asynchronously disabled to the level designated by GL
(4)
.
Gate control for "complementary",
Qn
, outputs. When
G(-)
is LOW, the "complementary" outputs are enabled. When
G(-)
is HIGH,
the "complementary" outputs are asynchronously disabled to the opposite level as GL
(4)
.
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
outputs disable LOW and "complementary" outputs disable HIGH.
Clock outputs
Complementary clock outputs
Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) clock input or differential (LOW) clock input
Sets the drive strength of the output drivers to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or HSTL (LOW) compatible. Used in
conjuction with V
DDQ
to set the interface levels.
Power supply for the device core and inputs
Power supply for the device outputs. When utilizing 2.5V LVTTL outputs, V
DDQ
should be connected to V
DD
.
Power supply return for all power
Adjustable
(1)
Adjustable
(1)
G(+)
I
LVTTL
(5)
G(-)
I
LVTTL
(5)
GL
I
LVTTL
(5)
Qn
Qn
RxS
TxS
O
O
I
I
Adjustable
(2)
Adjustable
(2)
3 Level
(3)
3 Level
(3)
V
DD
V
DDQ
GND
NOTES:
1. Inputs are capable of translating the following interface standards. User can select between:
Single-ended 2.5V LVTTL levels
Single-ended 1.8V LVTTL levels
or
Differential 2.5V/1.8V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL levels
2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V
DDQ
voltage.
3. 3-level inputs are static inputs and must be tied to V
DD
or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.
4. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to mnimze the possibility of runt
pulses or be able to tolerate themin down streamcircuitry.
5. Pins listed as LVTTL inputs will accept 2.5V signals when RxS = HIGH or 1.8V signals when RxS = LOW or MID.
PWR
PWR
PWR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5T915PAI | 2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER |
| IDT5T9310 | 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II |
| IDT5T9310NLI | 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II |
| IDT5V2305NRI | 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER |
| IDT5V2305 | 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T915PAGI | 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| IDT5T915PAGI8 | 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| IDT5T929-10NLGI | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDT5T929-10NLGI8 | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDT5T929-30NLGI | 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。