- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67710 > ICSSSTUF32866EHT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTUF32866EHT |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| 封裝： | MO-205CC, LFBGA-96 |
| 文件頁數(shù)： | 15/27頁 |
| 文件大小： | 310K |
| 代理商： | ICSSSTUF32866EHT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
22
ICSSSTUF32866E
1038B—05/03/05
Timing Requirements
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
MAX
fclock
Clock frequency
-
270
MHz
tW
Pulse duration, CK, CK HIGH or LOW
1
-
ns
tACT
Differential inputs active time (See Notes 1 and 2)
-
10
ns
tINACT
Differential inputs inactive time (See Notes 1 and 3)
-
15
ns
tsu
Setup time
DSR# before CK
↑, CK#↓,
CSR# high
0.7
ns
tsu
Setup time
CSR# before CK
↑, CK#↓,
DCS# high
0.7
ns
tsu
Setup time
DCS# before CK
↑, CK#↓,
CSR# low
0.5
ns
tsu
Setup time
DODT, DCKE and data before
CK
↑, CK#↓
0.5
ns
tsu
Setup time
PAR_IN before CK
↑, CK#↓
0.5
ns
Hold time
DCS#, DODT, DCKE and Q
after CK
↑, CK#↓
0.50
ns
Hold time
PAR_IN after CK
↑, CK#↓
0.50
ns
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of 1V/ns.
4 - CLK/CLK# signal input slew rate of 1V/ns.
SYMBOL
Notes:
tH
3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.
VDD = 1.8V ±0.1V
UNITS
PARAMETERS
Switching Characteristics
(over recommended operating free-air temperature range, unless otherwise noted)
Symbol
Parameter
Measurement
Conditions
MIN
MAX
Units
fmax
Max input clock frequency
270
MHz
tPDM
Propagation delay, single
bit switching
CK
↑ to CK#↓ QN
1.41
2.15
ns
tPD
Propagation delay
CK
↑ to CK#↓ to PPO
0.5
1.8
ns
tLH
Low to High propagation
delay
CK
↑ to CK#↓ to QERR#
1.2
3
ns
tHL
High to low propagation
delay
CK
↑ to CK#↓ to QERR#
1
2.4
ns
tPDMSS
Propagation delay
simultaneous switching
CK
↑ to CK#↓ QN
-
2.35
ns
tPHL
High to low propagation
delay
Rst#
↓ to QN↓
3ns
tPHL
High to low propagation
delay
Rst#
↓ to PPO↓
3ns
tPLH
Low to High propagation
delay
Rst#
↓ to QERR#↑
3ns
2. Guaranteed by design, not 100% tested in production.
相關PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUF32866EHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTVA16859CK-LF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
| ICSSSTVA16859CK | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
| ICSSSTVA16859CGLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| ICSSSTVA16859CKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTV16857 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857CG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857YG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857YL-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16859 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。