- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67708 > ICS952621YFLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | ICS952621YFLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | LEAD FREE, MO-118, SSOP-48 |
| 文件頁數(shù)： | 1/17頁 |
| 文件大?。?/td> | 155K |
| 代理商： | ICS952621YFLF-T |
Integrated
Circuit
Systems, Inc.
ICS952621
0756C—04/19/05
Pin Configuration
Recommended Application:
CK409 48-pin part
Output Features:
2 - 0.7V current-mode differential CPU pairs
1 - 0.7V current-mode differential CPU pairs for ITP
1 - 0.7V current-mode differential SRC pair
9 - PCI (33MHz), including 3 free running PCI
1 - USB, 48MHz
1 - DOT, 48MHz
2 - REF, 14.318MHz
3 - 3V66, 66.66MHz
1 - 3V66/VCH, selectable 48MHz or 66MHz
Key Specifications:
CPU/SRC outputs cycle-cycle jitter < 125ps
3V66 outputs cycle-cycle jitter < 250ps
PCI outputs cycle-cycle jitter < 250ps
CPU outputs skew: < 100ps
+/- 300ppm frequency accuracy on CPU & SRC clocks
Programmable Timing Control Hub for Next Gen P4 processor
Functionality
Features/Benefits:
Supports tight ppm accuracy clocks for Serial-ATA
Supports spread spectrum modulation, 0 to -0.5%
down spread and +/- 0.25% center spread
Supports CPU clks up to 400MHz in test mode
Uses external 14.318MHz crystal
Supports undriven differential CPU, SRC pair in PD#
and CPU_STOP# for power management.
48-pin SSOP & TSSOP
FS2
B6b5 FS_A FS_B
CPU
MHz
SRC
MHz
3V66
MHz
PCI
MHz
REF
MHz
USB/
DOT
MHz
0
100.00 100/200 66.66 33.33 14.318 48.00
0
1
200.00 100/200 66.66 33.33 14.318 48.00
1
0
133.33 100/200 66.66 33.33 14.318 48.00
1
166.66 100/200 66.66 33.33 14.318 48.00
0
200.00 100/200 66.66 33.33 14.318 48.00
0
1
400.00 100/200 66.66 33.33 14.318 48.00
1
0
266.66 100/200 66.66 33.33 14.318 48.00
1
333.33 100/200 66.66 33.33 14.318 48.00
0
1
FS_A/REF1
1
48 VDDA
FS_B/REF0
2
47 GND
VDDREF
3
46 IREF
X1
4
45 CPUCLKT_ITP
X2
5
44 CPUCLKC_ITP
GND
6
43 GND
PCICLK_F0
7
42 CPUCLKT1
PCICLK_F1
8
41 CPUCLKC1
PCICLK_F2
9
40 VDDCPU
VDDPCI 10
39 CPUCLKT0
GND 11
38 CPUCLKC0
PCICLK0 12
37 GND
PCICLK1 13
36 SRCCLKT
PCICLK2 14
35 SRCCLKC
PCICLK3 15
34 VDD
VDDPCI 16
33 VttPWR_GD#
GND 17
32 SDATA
PCICLK4 18
31 SCLK
PCICLK5 19
30 3V66_0
PD# 20
29 3V66_1
48MHz_DOT 21
28 GND
48MHz_USB 22
27 VDD3V66
GND 23
26 3V66_2
VDD48 24
25 3V66_3/VCH
ICS952621
**120K
pull-down
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS952621YGLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS952623YGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS952624YFLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS952702YFLFT | 222 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS952702YFT | 222 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS952623 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952623YFT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952623YGT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for Next Gen P4 processor |
| ICS952702 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for K7 System |
| ICS952702YFLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for K7 System |
發(fā)布緊急采購，3分鐘左右您將得到回復。