- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360779 > ICS9150-08 Frequency Generator & Integrated Buffers for Pentium/Pro⑩ PDF資料下載
參數(shù)資料
| 型號： | ICS9150-08 |
| 英文描述： | Frequency Generator & Integrated Buffers for Pentium/Pro⑩ |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大?。?/td> | 329K |
| 代理商： | ICS9150-08 |
5
ICS9150-01
Serial Configuration Command Bitmaps
Byte 0: Functional and Frequency Select Clock Register (default = 0)
T
7
6
I
B
t
B
t
B
#
N
-
-
-
I
P
N
O
I
T
P
I
R
C
S
E
D
D
W
0
0
P
d
e
e
e
a
v
R
t
M
t
M
S
n
=
0
t
M
S
n
e
S
8
=
0
v
R
v
R
n
n
y
o
p
o
p
s
o
a
e
s
o
p
o
s
o
C
o
o
C
l
l
,
m
w
o
l
m
r
n
u
e
m
m
r
n
r
n
u
e
=
1
r
r
p
S
,
r
0
S
d
%
g
1
,
%
d
e
d
e
1
B
1
1
0
0
0
0
d
b
b
5
t
B
0
-
e
p
e
e
e
c
b
e
n
a
)
n
d
4
t
B
-
n
C
e
a
0
-
s
o
,
m
p
)
%
6
=
3
2
t
t
B
B
-
-
0
0
1
0
t
t
B
B
-
0
B
-
1
0
-
1
0
e
a
e
S
m
t
T
m
r
N
-
e
a
n
E
m
u
e
p
S
e
o
d
o
l
-
d
n
o
p
-
0
0
General I
2
C serial interface information
For the clock generator to be addressed by an I
2
C controller, the following address must be sent as a start sequence, with
an acknowledge bit between each byte.
A.
B.
The clock generator is a slave/receiver I
2
C component. It can "read back "(in Philips I
2
C protocol) the data stored in the
latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB
PIIX4 protocol.
C.
The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
D.
The input is operating at 3.3V logic levels.
E.
The data byte format is 8 bit bytes.
To simplify the clock generator I
2
C interface, the protocol is set to use only block writes from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has
been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two
bytes. The data is loaded until a Stop sequence is issued.
F.
G
In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches
maintain all prior programming information.
H.
At power-on, all registers are set to a default condition. See Byte 0 detail for default condition, Bytes 1 through 5 default
to a 1 (Enabled output state)
Then Byte 0, 1, 2, etc in
sequence until STOP.
Byte 0, 1, 2, etc in sequence until STOP.
r
e
G
)
7
s
d
A
k
c
o
C
K
C
A
y
e
m
d
o
c
m
u
d
d
s
m
m
8
+
c
n
a
o
K
C
A
y
m
m
t
u
u
d
o
c
s
e
B
8
+
K
C
A
#
W
/
R
&
)
A
2
D
)
H
(
r
e
G
)
7
s
d
A
k
c
o
C
K
C
A
0
e
B
K
C
A
1
e
B
K
C
A
#
W
/
R
&
)
A
3
D
)
H
(
Note:
PWD = Power-Up Default
I
2
C is a trademark of Philips Corporation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9155-23N28L | Low Cost 20-Pin Frequency Generator |
| ICS9155-01W24L | 5015 RR 3#8 PIN PLUG |
| ICS9155-01W28L | 5015 RR 3#8 PIN PLUG |
| ICS9155-01W32L | 5015 RR 4#8 SKT RECP |
| ICS9155-02W14L | Low Cost 20-Pin Frequency Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9150F-01 | 制造商:ICS 功能描述: |
| ICS9150F02 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ICS9150F-02 | 制造商:ICS 制造商全稱:ICS 功能描述:Pentium Pro™ and SDRAM Frequency Generator |
| ICS9150F-04 | 制造商:ICS 制造商全稱:ICS 功能描述:Pentium Pro⑩ and SDRAM Frequency Generator |
| ICS9150F04T | 制造商:ICS 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復。