- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8707 > ICS8S89834AKILFT (IDT, Integrated Device Technology Inc)IC CLOCK MUX 2:4 1GHZ 16-VFQFN PDF資料下載
參數(shù)資料
| 型號： | ICS8S89834AKILFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 14/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK MUX 2:4 1GHZ 16-VFQFN |
| 標準包裝： | 2,500 |
| 系列： | HiPerClockS™ |
| 類型： | 多路復用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:4 |
| 差分 - 輸入:輸出： | 無/是 |
| 輸入： | LVCMOS，LVTTL |
| 輸出： | ECL，LVPECL |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 2.375 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 16-VFQFPN（3x3） |
| 包裝： | 帶卷 (TR) |
ICS8S89834I Data Sheet
LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER
ICS8S89834AKI REVISION A FEBRUARY 4, 2010
6
2010 Integrated Device Technology, Inc.
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal
Generator as external input to an Agilent 8133A 3GHz Pulse
Generator".
Additive Phase Jitter @ 200MHz
12kHz to 20MHz = 0.12ps (typical)
SSB
Phas
e
Noise
dBc/Hz
Offset from Carrier Frequency (Hz)
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2612CMS8#TR | IC DAC 14BIT DUAL R-R VOUT 8MSOP |
| CY2SSTV850ZCT | IC PLL BUF/DRIV I2C 1:10 48TSSOP |
| AD5320BRT-500RL7 | IC DAC 12BIT R-R W/BUFF SOT23-6 |
| VE-JNK-MY | CONVERTER MOD DC/DC 40V 50W |
| VE-JNJ-MY | CONVERTER MOD DC/DC 36V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8S89875AKILF | 制造商:Integrated Device Technology Inc 功能描述:IC CLK MULTPLX 1:2 2.5GHZ 16VFQF |
| ICS8S89875AKILFT | 制造商:Integrated Device Technology Inc 功能描述:IC CLK MULTPLX 1:2 2.5GHZ 16VFQF |
| ICS90C61A-PR2M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS90C61A-PR2N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS90C61A-PR2V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。