IDT / ICS VCXO-TO-LVCMOS OUTPUTS 1" />
參數(shù)資料
型號(hào): ICS81006AKLF
廠(chǎng)商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/17頁(yè)
文件大小: 0K
描述: IC VCXO LOW PHASE NOISE 20-VFQFN
標(biāo)準(zhǔn)包裝: 75
系列: HiPerClockS™
類(lèi)型: 壓控晶體振蕩器(VCXO)
PLL: 無(wú)
輸入: 晶體
輸出: LVCMOS,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 1:6
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 31.25MHz
除法器/乘法器: 是/無(wú)
電源電壓: 1.6 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 20-VFQFPN(4x4)
包裝: 管件
其它名稱(chēng): 800-1099
800-1099-5
800-1099-ND
81006AKLF
IDT / ICS VCXO-TO-LVCMOS OUTPUTS
12
ICS81006AK REV. B OCTOBER 8, 2008
ICS81006
VCXO-TO-6 LVCMOS OUTPUTS
FIGURE 3. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)
VFQFN EPAD THERMAL RELEASE PATH
In order to maximize both the removal of heat from the package
and the electr ical perfor mance, a land patter n must be
incorporated on the Printed Circuit Board (PCB) within the footprint
of the package corresponding to the exposed metal pad or
exposed heat slug on the package, as shown in
Figure 3. The
solderable area on the PCB, as defined by the solder mask, should
be at least the same size/shape as the exposed pad/slug area on
the package to maximize the thermal/electrical performance.
Sufficient clearance should be designed on the PCB between the
outer edges of the land pattern and the inner edges of pad pattern
for the leads to avoid any shorts.
While the land pattern on the PCB provides a means of heat
transfer and electrical grounding from the package to the board
through a solder joint, thermal vias are necessary to effectively
conduct from the surface of the PCB to the ground plane(s). The
land pattern must be connected to ground through these vias.
The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”)
are application specific and dependent upon the package power
dissipation as well as electrical conductivity requirements. Thus,
thermal and electrical analysis and/or testing are recommended
to determine the minimum number needed. Maximum thermal
and electrical performance is achieved when an array of vias is
incorporated in the land pattern. It is recommended to use as
many vias connected to ground as possible. It is also
recommended that the via diameter should be 12 to 13mils (0.30
to 0.33mm) with 1oz copper via barrel plating. This is desirable to
avoid any solder wicking inside the via during the soldering process
which may result in voids in solder between the exposed pad/
slug and the thermal land. Precautions should be taken to
eliminate any solder voids between the exposed heat slug and
the land pattern. Note: These recommendations are to be used
as a guideline only. For further information, refer to the Application
Note on the
Surface Mount Assembly of Amkor’s Thermally/
Electrically Enhance Leadfame Base Package, Amkor Technology.
THERMAL VIA
LAND PATTERN
SOLDER
PIN
SOLDER
PIN PAD
PIN
GROUND PLANE
EXPOSED HEAT SLUG
(GROUND PAD)
相關(guān)PDF資料
PDF描述
MS3456W20-15SZ CONN PLUG 7POS STRAIGHT W/SCKT
ICS87946AYILF IC CLK GEN LVCMOS /1 /2 32-LQFP
V24A5H300BG2 CONVERTER MOD DC/DC 5V 300W
MS3456W20-15SW CONN PLUG 7POS STRAIGHT W/SCKT
VI-21W-MW CONVERTER MOD DC/DC 5.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS81006AKLFT 功能描述:IC VCXO TO 6 LVCMOS OUT 20VFQFPN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT
ICS81006AKT 制造商:ICS 制造商全稱(chēng):ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS81006I 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:VCXO-TO-LVCMOS OUTPUTS
ICS810-06I 制造商:ICS 制造商全稱(chēng):ICS 功能描述:VCXO-TO-6 LVCMOS OUTPUTS
ICS810251AGI-08LF 功能描述:IC VCXO SYNC ETH ATTEN 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類(lèi)型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱(chēng):844S012AKI-01LFT