參數(shù)資料
型號(hào): ICS1893AFLFT
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 119/136頁
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 48-SSOP
標(biāo)準(zhǔn)包裝: 1,000
系列: PHYceiver™
類型: PHY 收發(fā)器
規(guī)程: MII
電源電壓: 3.14 V ~ 3.47 V
安裝類型: 表面貼裝
封裝/外殼: 48-BSSOP(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 48-SSOP
包裝: 帶卷 (TR)
其它名稱: 1893AFLFT
Chapter 8
Management Register Set
ICS1893AF, Rev. D 10/26/04
October, 2004
83
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
8.10.1
Next Page (bit 8.15)
This bit is used by a PHY/STA to enable the transmission of Next Pages following the base Link Control
Word as long as the remote link partner supports the Next Page features of Auto-Negotiation.
This bit is used to establish the state of the Next Page (NP) bit of the Next Page Link Control Word (that is,
the NP bit of the Next Page Link Control word tracks this bit). During a Next Page exchange, if the NP bit is
logic:
Zero, it indicates to the remote link partner that this is the last Message or Page.
One, it indicates to the remote link partner that additional Pages follow this Message.
8.10.2
IEEE Reserved Bit (bit 8.14)
The ISO/IEC specification reserves this bit for future use. When this reserved bit is:
Read by an STA, the ICS1893AF returns a logic zero.
Written to by an STA, the STA must use the default value specified in this data sheet.
ICS uses some reserved bits to invoke auxiliary functions. To ensure proper operation of the ICS1893AF,
an STA must maintain the default value of these bits. Therefore, ICS recommends that an STA always write
the default value of any reserved bits during all management register write operations.
8.10.3
Message Page (bit 8.13)
The Message Page (MP) bit (bit 8.13) is used to determine the format or type of Page being transmitted.
The value of this bit establishes the state of the MP bit in the Next Page Link Control Word.
If this bit is set to logic:
Zero, it indicates that the Page is an Unformatted Page.
One, it indicates to the remote link partner that the Page being transmitted is a Message Page.
8.10.4
Acknowledge 2 (bit 8.12)
This bit is used to indicate the ability of the ICS1893AF to comply with a message.
The value of this bit establishes the state of the Ack2 bit in the Next Page Link Control Word. If this bit is set
to logic:
Zero, it indicates that the ICS1893AF cannot comply with the message.
One, it indicates to the remote link partner that the ICS1893AF can comply with the message.
If the previous Next Page Link Control Word Toggle bit has a value of logic:
Zero, then the Toggle bit is set to logic one.
One, then the Toggle bit is set to logic zero.
The initial Next Page Link Control Word Toggle bit is set to the inverse of the base Link Control Word bit 11.
8.10.5
Message Code Field / Unformatted Code Field (bits 8.10:0)
Bits 8.10:0 represent either the Message Code field M[10:0] or the Unformatted Code field U[10:0] bits. The
value of these bits establish the state of the M[10:0] / U[10:0] bits in the Next Page Link Control Word.
相關(guān)PDF資料
PDF描述
IDT723641L20PF8 IC FIFO SYNC 1024X36 120-TQFP
IDT723631L20PQF IC FIFO SYNC 512X36 132-PQFP
ICS1893BFLFT PHYCEIVER LOW PWR 3.3V 48-SSOP
IDT723631L20PF IC FIFO SYNC 512X36 120-TQFP
VE-26F-IW-F2 CONVERTER MOD DC/DC 72V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1893AFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:PHYceiver™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
ICS1893AG 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGI 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGILF 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM
ICS1893AGLF 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM