- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9982 > ICS1893AFILFT (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 48-SSOP PDF資料下載
參數(shù)資料
| 型號： | ICS1893AFILFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 44/136頁 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 48-SSOP |
| 標準包裝： | 1,000 |
| 系列： | PHYceiver™ |
| 類型： | PHY 收發(fā)器 |
| 規(guī)程： | MII |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 48-SSOP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 1893AFILFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
Chapter 3
Typical ICS1893AF Applications
ICS1893AF, Rev. D 10/26/04
October, 2004
15
ICS1893AF Data Sheet - Release
Copyright 2004, Integrated Circuit Systems, Inc.
All rights reserved.
– Hardwired for Node configuration (NOD/REP pin removed, tied internally to VSS). Node
configuration enables the 10M SQE test default setting and causes CRS to be asserted for either
transmit or receive activity in half duplex, or for just receive activity when in full duplex.
– Hardwired for Software mode (HW/SW pin removed, tied internally to VDD).
– Hardwired for MII interface only. (MII/SI pin removed, tied internally to VSS). In this configuration the
10baseT serial and 100baseTX 5 bit symbol interfaces are NOT supported. Applications requiring
these interfaces should use ICS1893Y-10.
In the software control configuration the 10/100, DPXSEL and ANSEL pins are outputs.
– DPXEL pin is not brought out.
– ANSEL pin is not brought out.
– 10/100 pin is brought out to indicate 100M operation. Some applications use this output to drive an
LED indicating 100M operation.
Pins LSTA (link status) and LOCK (rec. PLL locked) are not brought out.
– LSTA and LOCK provided redundant information already available with the P2LI pin. P2LI indicates
the Link is valid.
Input pin TXER is removed and tied low inside the package. The TXER function is still available by using
the Extended Control Register Reg 16 Bit 2. Most applications tied the TXER pin to VSS.
3.2
ISC1893AF Shared Features
The same silicon die is used in the ICS1893AF and ICS1893Y-10
– Only the package type is different.
The ICS1893AF offers the same.35
3.3V low power operation.
Parametric specifications and timing diagrams are the same as ICS1893Y-10.
Both the ICS1893Y-10 and the ICS1893AF incorporate Digital Signal Processing in their PMD Sub layer,
thereby allowing them to transmit and receive data with Unshielded Twisted Pair (UTP) Category 5
cables up to 150 meters in length. In addition, this ICS-patented technology enables the ICS1893Y-10
ICS1893AF to address the effects of Baseline Wander correction.
Both ICS1893AF and ICS1893Y-10 have improved 10Base-T Squelch operation.
The ICS1893AF uses the same twisted pair transmitter and receive circuits and therefore the same
recommended board layout techniques apply.
Both share improved transmit circuits resulting in a decrease in the magnitude of the 10Base-T harmonic
content generated during transmission (reference ISO/IEC 8802-3: 1993 Clause 8.3.1.3).
Both use digital PLL technology resulting in lower jitter and improved stability.
The MDIO Maintenance interface with the MDIO and MDC pins along with all internal registers are
preserved in the ICS1893AF. This enables software configuring for FD/HD, 10Base-T, 100Base-TX and
Auto-Negotiation to be configurable by the MDIO maintenance interface. Default setting is
Auto-Negotiation Enable. All register settings are the same as in the ICS1893AF datasheet.
The ICS1893AF preserves the dual-purpose LED/Phy Address control pins as in the ICS1893Y-10. The
captured address seeds the scrambler for lower EMI in for multiple Phy applications.
All Auto-Negotiation features are preserved in the ICS1893AF. The reset default mode is A_N enabled.
The A_N parallel detect feature is preserved for legacy interoperability.
Both support Management Frame (MF) Preamble Suppression.
Both support backward compatibility with the ICS1890 Management Registers.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT72V845L15PF | IC FIFO SYNC 4096X18 128QFP |
| IDT72845LB15PF | IC FIFO SYNC DL 4096X18 128TQFP |
| IDT5V5206DCGI8 | TXRX 1CH M-LVDS TO LVTTL 8-SOIC |
| IDT72805LB25BG8 | IC FIFO SYNC DUAL 256X18 121BGA |
| MS3101F20-3S | CONN RCPT 3POS FREE HNG W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1893AFIT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| ICS1893AFLF | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):1/1 規(guī)程:RS422，RS485 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOICN 包裝:剪切帶 (CT) 其它名稱:ISL31470EIBZ-T7ACT |
| ICS1893AFLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| ICS1893AFT | 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:PHYceiver™ 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| ICS1893AG | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 V 10Base-T/100Base-TX Integrated PHYceiver-TM |
發(fā)布緊急采購，3分鐘左右您將得到回復。