參數(shù)資料
型號(hào): IC42S16400A-7BIG
英文描述: 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
中文描述: 100萬(wàn)× 16 × 4銀行(64兆位)內(nèi)存
文件頁(yè)數(shù): 14/67頁(yè)
文件大?。?/td> 1072K
代理商: IC42S16400A-7BIG
IC42S16400A
14
Integrated Circuit Solution Inc.
DR039-0A 02/19/2004
CKE RELATED COMMAND TRUTH TABLE
(1)
CKE
n-1
Current State
Operation
n
CS
RAS
CAS
WE
Address
Self-Refresh (S.R.)
INVALID, CLK (n - 1)would exit S.R.
Self-Refresh Recovery
(2)
Self-Refresh Recovery
(2)
Illegal
Illegal
Maintain S.R.
Idle After t
RC
Idle After t
RC
Illegal
Illegal
Begin clock suspend next cycle
(5)
Begin clock suspend next cycle
(5)
Illegal
Illegal
Exit clock suspend next cycle
(2)
Maintain clock suspend
INVALID, CLK (n - 1) would exit P.D.
EXIT P.D. -> Idle
(2)
Maintain power down mode
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Auto-Refresh
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Refer to operations in Operative Command Table
Self-Refresh
(3)
Refer to operations in Operative Command Table
Power-Down
(3)
Refer to operations in Operative Command Table
Begin clock suspend next cycle
(4)
Exit clock suspend next cycle
Maintain clock suspend
H
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
H
L
L
H
H
H
H
H
H
H
H
H
H
L
H
H
L
L
X
H
H
H
H
L
H
H
H
H
L
L
L
L
H
L
X
H
L
H
H
H
H
H
L
L
L
L
L
X
H
L
H
L
X
H
L
L
L
X
H
L
L
L
H
L
L
L
X
X
X
X
X
H
L
L
L
L
H
L
L
L
L
X
X
X
X
X
X
X
H
H
L
X
X
H
H
L
X
H
H
L
X
X
X
X
X
X
H
L
L
L
X
H
L
L
L
X
X
X
X
X
X
X
H
L
X
X
X
H
L
X
X
H
L
X
X
X
X
X
X
X
X
H
L
L
X
X
H
L
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Op - Code
X
Op - Code
X
X
X
X
X
Self-Refresh Recovery
Power-Down (P.D.)
Both Banks Idle
Any state
other than
listed above
Notes:
1.
2.
H : Hight level, L : low level, X : High or low level (Don’t care).
CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied
before any command other than EXIT.
Power down and Self refresh can be entered only from the both banks idle state.
Must be legal command as defined in Operative Command Table.
Illegal if t
SREX
is not satisfied.
3.
4.
5.
相關(guān)PDF資料
PDF描述
IC42S16400A-7T 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TI 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TIG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16800-8TI 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC42S16400A-7T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TI 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400A-7TIG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM
IC42S16400F-5TL 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM