- 您現在的位置：買賣IC網 > PDF目錄360716 > IC42S16400A-7BIG 1M x 16Bit x 4 Banks (64-MBIT) SDRAM PDF資料下載
參數資料
| 型號： | IC42S16400A-7BIG |
| 英文描述： | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| 中文描述： | 100萬× 16 × 4銀行（64兆位）內存 |
| 文件頁數： | 13/67頁 |
| 文件大小： | 1072K |
| 代理商： | IC42S16400A-7BIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
IC42S16400A
Integrated Circuit Solution Inc.
DR039-0A 02/19/2004
13
OPERATION COMMAND TABLE
(continue)
Current State
Command
Operation
CS
RAS
CAS
WE
Address
Write
recovering
with auto
precharge
DESL
NOP
BST
READ/READA
WRIT/WRITA
ACT
PRE/PALL
REF/SELF
MRS
DESL
NOP/BST
READ/WRIT
ACT/PRE/PALL
REF/SELF/MRS
DESL
NOP
BST
READ/WRIT
ACT/PRE/PALL/
REF/SELF/MRS
Nop -> Enter precharge after t
DPL
Nop -> Enter precharge after t
DPL
Nop -> Enter precharge after t
DPL
Illegal
(3 ,8, 11)
Illegal
(3,11)
Illegal
(3, 11)
Illegal
(3, 11)
Illegal
Illegal
Nop Enter idle after t
RC
Nop Enter idle after t
RC
Illegal
Illegal
Illegal
Nop -> Enter idle after 2 Clocks
Nop -> Enter idle after 2 Clocks
Illegal
Illegal
Illegal
H
L
L
L
L
L
L
L
L
H
L
L
L
L
H
L
L
L
L
X
H
H
H
H
L
L
L
L
X
H
H
L
L
X
H
H
H
L
X
H
H
L
L
H
H
L
L
X
H
L
H
L
X
H
H
L
X
X
H
L
H
L
H
L
H
L
X
X
X
X
X
X
H
L
X
X
X
X
X
BA, CA, A10
BA, CA, A10
BR, RA
BA, A10
X
Op-Code
X
X
X
X
X
X
X
X
X
X
Auto
Refreshing
Mode
register
setting
Notes:
1.
2.
All entries assume that CKE was active (High level) during the preceding clock cycle.
If both banks are idle, and CKE is inactive (Low level), the device will enter Power downmode. All input buffers except CKE
will be disabled.
Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address(BA), depending on the
state of that bank.
If both banks are idle, and CKE is inactive (Low level), the device will enter Self refresh mode. All input buffers except CKE
will be disabled.
Illegal if t
RCD
is not satisfied.
Illegal if t
RAS
is not satisfied.
Must satisfy burst interrupt condition.
Must satisfy bus contention, bus turn around, and/or write recovery requirements.
Must mask preceding data which don’t satisfy t
DPL
.
10. Illegal if t
RRD
is not satisfied.
11. Illegal for single bank, but legal for other banks in multi-bank devices.
3.
4.
5.
6.
7.
8.
9.
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S16400A-7T | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TG | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TI | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TIG | 1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16800-8TI | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IC42S16400A-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400A-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16Bit x 4 Banks (64-MBIT) SDRAM |
| IC42S16400F-5TL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。