參數(shù)資料
型號: IBM25PPC405EP-3GB133CZ
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385
封裝: 31 MM, ENHANCED, PLASTIC, BGA-385
文件頁數(shù): 25/52頁
文件大?。?/td> 992K
代理商: IBM25PPC405EP-3GB133CZ
Preliminary
PowerPC 405EP Embedded Processor Data Sheet
6/9/03
Page 31 of 52
Signal List
The following table provides a summary of the number of package pins associated with each functional
interface group.
In the table “Signal Functional Description” on page 33, each external signal is listed along with a short
description of the signal function. Active-low signals (for example, RAS) are marked with an overline. Please
see “Signals Listed Alphabetically” on page 13 for the pin (ball) number to which each signal is assigned.
Multiplexed Pins
Some signals are multiplexed on the same package pin (ball) so that the pin can be used for different
functions. In most cases, the signal names shown in this table are not accompanied by signal names that
may be multiplexed on the same pin. If you need to know what, if any, signals are multiplexed with a particular
signal, look up the name in “Signals Listed Alphabetically” on page 13. It is expected that in any single
application a particular pin will always be programmed to serve the same function. The flexibility of
multiplexing allows a single chip to offer a richer pin selection than would otherwise be possible.
In addition to multiplexing, many pins are also multi-purpose. For example, in the PCI interface
PCIC3:0/BE3:0 serves as both Command and Byte Enable signals. In this example, the pins are also
bidirectional, serving as both inputs and outputs.
Initialization Strapping
One group of pins is used as strapped inputs during system reset. These pins function as strapped inputs
only during reset and are used for other functions during normal operation (see “Initialization” on page 50).
Note that the use of these pins for strapping is not considered multiplexing since the strapping function is not
programmable.
Pull-Up and Pull-Down Resistors
Pull-up and pull-down resistors are used for strapping during reset and to retain unused or undriven inputs in
an appropriate state. The recommended pull-up value of 3k
to +3.3V (10k to +5V can be used on 5V
tolerant I/Os) and pull-down value of 1k
to GND, applies only to individually terminated signals. To prevent
possible damage to the device, I/Os capable of becoming outputs
must never be tied together and terminated
through a common resistor.
Pin Summary
Group
No. of Pins
Non multiplexed
215
Multiplexed
33
Total Signal Pins
248
OVDD
43
VDD
16
Gnd
53
Thermal (and Gnd)
25
Reserved
0
Total Pins
385
相關(guān)PDF資料
PDF描述
IBM25PPC405EP-3GB133C 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385
IBM25PPC405GP-3DD200C RISC PROCESSOR, PBGA456
IBM25PPC405GP-3BD266C RISC PROCESSOR, PBGA456
IBM25PPC405GP3EE200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA413
IBM25PPC405GP-3BE200C 32-BIT, 200 MHz, RISC PROCESSOR, PBGA456
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25PPC405GP3BC200C 制造商:IBM 功能描述:
IBM25PPC405GP-3BC200C 制造商:IBM 功能描述: 制造商:IBM 功能描述:Electronic Component
IBM25PPC405GP-3BD200C 制造商:IBM 功能描述:
IBM25PPC405GP-3BE200C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC
IBM25PPC405GP3BE200CZ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|456PIN|PLASTIC