- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67682 > IBM25NPE405L-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM25NPE405L-3DA200CZ |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324 |
| 封裝： | 23 MM, PLASTIC, EBGA-324 |
| 文件頁數(shù)： | 20/48頁 |
| 文件大小： | 741K |
| 代理商： | IBM25NPE405L-3DA200CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Advance Information
PowerNPTM NPe405L Embedded Processor Data Sheet
27
Signal List
The table following table provides a summary of the number of package pins associated with each functional
interface group.
In the table “Signal Functional Description” on page 28, each external signal is listed along with a short
description of the signal function. The signals are grouped together according to their function. Some signals
are multiplexed on the same package pin (ball) so that the pin can be used for different functions. In most
cases, the signal name is shown in this table without any multiplexed signal names that may be associated
with it. In cases where multiplexed signals are in the same functional group, the names appear as a default
signal followed by secondary signals in square brackets (for example, PCIC0:3[BE0:3]). Active-low signals
such as BE0:3 are marked with an overline. Any signal that is not the primary (default) signal on a multiplexed
pin is shown in square backets.
The active signal on a multiplexed pin is controlled by programming. It is expected that in any single
application, a particular pin will always be programmed to serve the same function. The flexibility of
multiplexing allows a single chip to offer a richer pin selection than would otherwise be possible.
In addition to multiplexing, many pins are also multi-purpose. For example, EMC0TxErr[EMC0Tx1En]
functions as an error output when the Ethernet interface operates in MII mode, or as a transmit enable output
when operating in RMII mode.
One group of pins is used as strapped inputs during system reset. These pins function as strapped inputs
only during reset and are used for other functions during normal operation (see “Initialization” on page 47).
Note that these are not multiplexed pins since the function of the pins is not programmable.
The following table lists all of the I/O signals provided by the NPe405L. Please refer to “Signals Listed
Alphabetically” on page 13 for the pin number to which each signal is assigned.
Pin Summary
Group
No. of Pins
Nonmultiplexed Signals
167
Multiplexed Signals
48
Total Signal Pins
215
AVDD
1
OVDD
16
VDD
8
Gnd
48
Thermal (and Gnd)
36
Reserved
0
Total Pins
324
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25NPE405L-3FA200CZ | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324 |
| IBM25NPE405L-3FA266CZ | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA324 |
| IBM25PPC405EP-3GB133CZ | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385 |
| IBM25PPC405EP-3GB133C | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA385 |
| IBM25PPC405GP-3DD200C | RISC PROCESSOR, PBGA456 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM25NPE405L-3FA133C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA133CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA266C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerNP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。