參數(shù)資料
型號: IBM25EMPPC750EBUB2330
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 233 MHz, RISC PROCESSOR, CBGA360
封裝: 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360
文件頁數(shù): 27/43頁
文件大?。?/td> 431K
代理商: IBM25EMPPC750EBUB2330
Preliminary and subject to change without notice
PPC740 and PPC750 Hardware Specifications
33 of 43
ponents in the PPC740 and PPC750 systems, and the processor itself requires a clean,
tightly regulated source of power. Therefore, it is strongly recommended that the sys-
tem designer place at least one decoupling capacitor with a low ESR (effective series
resistance) rating at each Vdd and OVdd pin (and L2OVdd for the 360 CBGA) of the
PPC740 and PPC750. It is also recommended that these decoupling capacitors receive
their power from separate Vdd, OVdd and GND power planes in the PCB, utilizing short
traces to minimize inductance.
These capacitors should range in value from 220 pF to 10
F to provide both high- and
low- frequency ltering, and should be placed as close as possible to their associated
Vdd or OVdd pins. Suggested values for the Vdd pins -- 220 pF (ceramic), 0.01
F
(ceramic), and 0.1
f (ceramic). Suggested values for the OVdd pins -- 0.01 F
(ceramic), 0.1
f (ceramic), and 10 F (tantalum). Only SMT (surface-mount technology)
capacitors should be used to minimize lead inductance.
In addition, it is recommended that there be several bulk storage capacitors distributed
around the PCB, feeding the Vdd and OVdd planes, to enable quick recharging of the
smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent
series resistance) rating to ensure the quick response time necessary. They should also
be connected to the power and ground planes through two vias to minimize inductance.
Suggested bulk capacitors -- 100
F (AVX TPS tantalum) or 330 F (AVX TPS tanta-
lum).
7.4 Connection Recommendations
To ensure reliable operation, it is highly recommended to connect unused inputs to an
appropriate signal level. Unused active low inputs should be tied to Vdd. Unused active
high inputs should be connected to GND. All NC (no-connect) signals must remain
unconnected.
Power and ground connections must be made to all external Vdd, OVdd, and GND,
pins of the PPC740 and PPC750.
External clock routing should ensure that the rising-edge of the L2 clock is coincident
at the CLK input of all SRAMs and at the L2SYNC_IN input of the PPC740 and PPC750.
The L2CLKOUTA network could be used only, or the L2CLKOUTB network could also
be used, depending on the loading, frequency, and number of SRAMs.
7.5 Output Buffer DC Impedance
The PPC750 60x and L2 I/O drivers were characterized over process, voltage and tem-
perature. To measure Z0, an external resistor is connected to the chip pad, either to
OVdd or GND. Then, the value of such resistor is varied until the pad voltage is OVdd/
The output impedance is actually the average of two components, the resistances of the
pull-up and pull-down devices. When Data is held low, SW1 is closed (SW2 is open),
and RN is trimmed until Pad = OVdd/2. RN then becomes the resistance of the pull-
down devices. When Data is held high, SW2 is closed (SW1 is open), and RP is trimmed
until Pad = OVdd/2. RP then becomes the resistance of the pull-up devices. With a
properly designed driver RP and RN are close to each other in value. Then Z0 =(RP +
RN)/2.
相關PDF資料
PDF描述
IBM25EMPPC740EBUF2000 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750EBUB2660 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360
IBM25NPE405H-3BA266CZ 32-BIT, 266 MHz, RISC PROCESSOR, PBGA580
IBM25NPE405H-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA580
IBM25NPE405L-3DA200CZ 32-BIT, 200 MHz, RISC PROCESSOR, PBGA324
相關代理商/技術參數(shù)
參數(shù)描述
IBM25EMPPC750LEBA300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA333 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA366 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC750LEBA466 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor