- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379205 > IBM13T4644MPE (IBM Microeletronics) 4M x 64 PC100 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(4M x 64 PC100小外形雙列直插式同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13T4644MPE |
| 廠商： | IBM Microeletronics |
| 英文描述： | 4M x 64 PC100 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(4M x 64 PC100小外形雙列直插式同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 4米× 64蘇PC100的SDRAM的內(nèi)存（小外型雙線內(nèi)存模組）（4米× 64 PC100的小外形雙列直插式同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 13/17頁(yè) |
| 文件大?。?/td> | 269K |
| 代理商： | IBM13T4644MPE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
IBM13T4644MPE
4M x 64 PC100 SDRAM SO DIMM
45L7084.E93888B
10/99
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 13 of 17
Clock Frequency and Latency
Symbol
f
CK
t
CK
t
AA
t
RP
t
RCD
t
RC
t
RAS
t
DPL
t
DAL
t
RRD
t
CCD
t
WL
t
DQW
t
DQZ
t
CSL
Parameter
Units
MHz
Clock Frequency
100
66
Clock Cycle Time
10
15
ns
CAS Latency
3
2
CLK
Precharge Time
2
2
CLK
RAS to CAS Delay
2
2
CLK
Bank Cycle Time
7
6
CLK
Minimum Bank Active Time
5
4
CLK
Data In to Precharge
2
1
CLK
Data In to Active/Refresh
5
3
CLK
Bank to Bank Delay Time
2
2
CLK
CAS to CAS Delay Time
1
1
CLK
Write Latency
0
0
CLK
DQM Write Mask Latency
0
0
CLK
DQM Data Disable Latency
2
2
CLK
Clock Suspend Latency
1
1
CLK
Presence Detect Read and Write Cycle
Symbol
f
SCL
T
I
t
AA
t
BUF
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
r
t
f
t
SU:STO
t
DH
t
WR
Parameter
Min
Max
100
Unit
kHz
Notes
SCL Clock Frequency
Noise Suppression Time Constant at SCL, SDA Inputs
100
ns
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
SCL Low to SDA Data Out Valid
0.3
3.5
Time the Bus Must Be Free before a New Transmission Can Start
4.7
Start Condition Hold Time
4.0
Clock Low Period
4.7
Clock High Period
4.0
Start Condition Setup Time (for a Repeated Start Condition)
4.7
Data in Hold Time
0
Data in Setup Time
250
ns
μ
s
SDA and SCL Rise Time
1
SDA and SCL Fall Time
300
ns
μ
s
Stop Condition Setup Time
4.7
Data Out Hold Time
300
ns
Write Cycle Time
15
ms
1
1. The Write cycle time (t
WR
) is the time from a valid stop condition of a write sequence to the end of the internal Erase/Program
cycle. During the Write cycle, the bus interface circuits are disabled, SDA is allowed to remain high per the bus-level pull-up resis-
tor, and the device does not respond to its slave address.
Discontinued (4/1/00 last order; 7/31/00 - last ship)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13T8644HPB | 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Modules）(8M x 64 144腳小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPC | 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Modules）(8M x 64 144腳小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPD | One Bank 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(1組 8M x 64 PC100小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644HPE | One Bank 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(1組 8M x 64 PC100小外形雙列直插式同步動(dòng)態(tài)RAM模塊) |
| IBM13T8644MPD | Two Bank 8M x 64 SDRAM SO DIMM（Small Outline Dual In-line Memory Module）(2組 8M x 64 PC100小外形雙列直插同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。