- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379204 > IBM13M32734CCA (IBM Microeletronics) 32M x 72 1 Bank Registered/Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM13M32734CCA |
| 廠商： | IBM Microeletronics |
| 英文描述： | 32M x 72 1 Bank Registered/Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| 中文描述： | 32M × 72配置1銀行注冊(cè)/緩沖內(nèi)存模組（32M × 72配置1組寄存/緩沖同步動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 14/20頁(yè) |
| 文件大小： | 658K |
| 代理商： | IBM13M32734CCA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
IBM13M32734CCA
32M x 72 1 Bank Registered/Buffered SDRAM Module
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 14 of 20
09K3541.F38352
10/99
Clock and Clock Enable Parameters
Symbol
Parameter
-260 max.
(Device CL,
t
RCD
, t
RP
= 2, 2, 2)
-360 max.
(Device CL,
t
RCD
, t
RP
= 3, 2, 2)
Units
Notes
Min.
Max.
Min.
Max.
t
CK4
Clock Cycle Time, DIMM CAS Latency = 4
Registered
10
1000
10
1000
ns
1
t
CK3
Clock Cycle Time, DIMM CAS Latency = 3
Registered
10
1000
15
1000
ns
1
Buffered
10
1000
10
1000
ns
t
CK2
Clock Cycle Time, DIMM CAS Latency = 2
Buffered
10
1000
15
1000
ns
1
t
AC4
Clock Access Time, DIMM CAS Latency = 4
Registered
—
7.2
—
7.2
ns
1, 2
t
AC3
Clock Access Time, DIMM CAS Latency = 3
Registered
—
7.2
—
10.2
ns
1, 2
Buffered
—
7.2
—
7.2
ns
t
AC2
Clock Access Time, DIMM CAS Latency = 2
Buffered
—
7.2
—
10.2
ns
1, 2
t
CKH
Clock High Pulse Width
3
—
3
—
ns
3
t
CKL
Clock Low Pulse Width
3
—
3
—
ns
3
t
CES
Clock Enable Setup Time
Registered
2.0
—
2.0
—
ns
1
Buffered
7.2
—
7.2
—
ns
t
CEH
Clock Enable Hold Time
Registered
1.0
—
1.0
—
ns
1
Buffered
0.2
—
0.2
—
ns
t
SB
Power down mode Entry Time
0
10
0
10
ns
t
T
Transition Time (Rise and Fall)
0.5
10
0.5
10
ns
1. DIMM CAS latency = device CL [clock cycles] + 1 for Register mode; DIMM CAS latency is one clock less for Buffer mode.
2. Access time is measured at 1.4V. See AC output load circuit.
3. t
CKH
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
IH
(min). t
CKL
is the pulse
width of CLK measured from the negative edge to the positive edge referenced to V
IL
(max).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM13M32734CCB | 32M x 72 1-Bank Registered / Buffered SDRAM Module(32M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M32734JCA | 32M x 72 Two Bank Registered/Buffered SDRAM Module(64M x 64 2組不帶緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734BCA | 64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734CCA | 64M x 72 2-Bank Registered/Buffered SDRAM Module(64M x 72 2組寄存/緩沖同步動(dòng)態(tài)RAM模塊) |
| IBM13M64734HCA | 64M x 72 Two-Bank Registered SDRAM Module(64M x 72 2組帶寄存同步動(dòng)態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM14H5481 | 制造商:AVED Memory Products 功能描述: |
| IBM14H5540 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM17R8251 | 制造商:AVED Memory Products 功能描述: |
| IBM17R8252 | 制造商:AVED Memory Products 功能描述: |
| IBM1805T | 制造商:Schneider Electric 功能描述:IBM1805T |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。