參數(shù)資料
型號(hào): IBM11M32735B
廠商: IBM Microeletronics
英文描述: 32M x 72 DRAM Module(32M x 72動(dòng)態(tài)RAM模塊)
中文描述: 32M × 72配置內(nèi)存(32M × 72配置動(dòng)態(tài)內(nèi)存模塊)
文件頁(yè)數(shù): 1/31頁(yè)
文件大小: 884K
代理商: IBM11M32735B
IBM11M32735B
IBM11M32735C
32M x 72 DRAM Module
75H1972.E22460B
Revised 9/98
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 31
Features
168 Pin JEDEC Standard, 8 Byte Dual In-line
Memory Module
32Mx72 (Dual Bank) Extended Data Out Mode
DIMM
Performance:
Inputs and outputs are LVTTL compatible
Single 3.3V,
±
0.3V Power Supply
Au contacts
Optimized for ECC applications
System Performance Benefits:
- Buffered inputs (except RAS, Data)
- Reduced noise (32 V
SS
/V
CC
pins)
- 4 Byte Interleave enabled
- Buffered PDs
Extended Data Out (EDO) Mode, Read-Modify-
Write Cycles
Refresh Modes: RAS-Only, CBR and Hidden
Refresh
CAS before RAS Refresh / RAS only Refresh -
4096 cycles
12/12 or 13/11 addressing (Row/Column)
Card sizes: 5.25" x 2.0" x 0.354" SOJ
6.95" x 1.65" x 0.354" SOJ (W)
5.25" x 2.1" x 0.157" TSOP
DRAMS in SOJ or TSOP package
Description
IBM11M32735B/C is an industry standard 168-pin
8-byte Dual In-line Memory Module (DIMM) for ECC
applications which is organized as a 32Mx72 high
speed memory array and is configured as 2 16Mx72
banks. The DIMM uses 36 16Mx4 EDO DRAMs in
TSOP packages. The use of EDO DRAMs allows for
a reduction in Page Mode Cycle time from 40ns
(Fast Page) to 20ns for 50ns DRAM modules.
Improved system performance is provided by the
on-DIMM buffering of selected input signals. The
specified timings include all buffer, net and skew
delays, which simplifies the memory subsystem
design analysis. The data and
RAS
signals are not
buffered, which preserves the DRAM access specifi-
cations of 50 & 60ns.
Presence Detect (PD) and Identification Detect (ID)
bits provide information about the DIMM density,
addressing, performance and features. PD bits can
be dotted at the system level and activated for each
DIMM position using the PD enable (PDE) signal. ID
bits also allow detection of card features, and may
be dot-or’d at the system level to provide information
for the entire DIMM bank. For example, the system
will determine that ECC DIMMs are installed if PD8
is low (0). ID0 need not be sensed since both x72
and x80 ECC DIMMs will function in a x72 bank.
All IBM 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 5.25" long space-saving
footprint. Related products are the x64 and x72 non-
parity (3.3V) DIMMs and ECC DIMMs (5V and
3.3V).
Card Outline
-50
50ns
18ns
30ns
89ns
20ns
-60
60ns
20ns
35ns
104ns
25ns
t
RAC
t
CAC
t
AA
t
RC
t
HPC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
EDO Mode Cycle Time
1
85
10
94
11
95
40
124
41
125
84
168
(Front)
(Back)
1
85
10
94
11
95
40
124
41
125
84
168
(Front)
(Back)
IBM11M16730CB16M x 72 E13/11, 3.3V, Au.
Discontinued (8/98 - last order; 12/98 - last ship)
相關(guān)PDF資料
PDF描述
IBM11M32735C 32M x 72 DRAM Module(32M x 72動(dòng)態(tài)RAM模塊)
IBM11M32845CB 32M x 72 Chipkill Correct DRAM Module(32M x 72動(dòng)態(tài)RAM模塊(帶信號(hào)糾錯(cuò)系統(tǒng)))
IBM11M4645B 4M x 64 DRAM MODULE(4M x 64動(dòng)態(tài)RAM模塊)
IBM11M4645C 4M x 64 DRAM MODULE(4M x 64動(dòng)態(tài)RAM模塊)
IBM11M4735C 4M x 72 DRAM Module(4M x 72動(dòng)態(tài)RAM模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM14H5481 制造商:AVED Memory Products 功能描述:
IBM14H5540 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM17R8251 制造商:AVED Memory Products 功能描述:
IBM17R8252 制造商:AVED Memory Products 功能描述:
IBM1805T 制造商:Schneider Electric 功能描述:IBM1805T