- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299188 > HYS72T64400EFD-3S-B2 (QIMONDA AG) 64M X 72 DDR DRAM MODULE, DMA240 PDF資料下載
參數(shù)資料
| 型號： | HYS72T64400EFD-3S-B2 |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, DMA240 |
| 封裝： | GREEN, DIMM-240 |
| 文件頁數(shù)： | 11/41頁 |
| 文件大?。?/td> | 2306K |
| 代理商： | HYS72T64400EFD-3S-B2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
HYS72T[64/128/256]4[0/2]0EFD–[25F/3S]–B2
Fully-Buffered DDR2 SDRAM Modules
Internet Data Sheet
Rev.1.00, 2007-12-12
19
06132007-KAU4-NN52
5
Current Spec. and Conditions
The following table provides an overview of the measurement conditions.
TABLE 13
I
DD Measurement Conditions
Notes
1. Primary channel Drive strength at 100 % with De-emphasis at -6.5 dB
2. Secondary channel drive strength at 60 % with De-emphasis at -3 dB when enabled.
3. Address and Data fields provide a 50 % toggle rate on DRAM data and link lanes.
4. Burst Length = 4.
5. 10 lanes southbound and 14 lanes northbound are enabled and active (12 lanes NB if non-ECC DIMM).
6. Modeled with 27
Ω termination for command, address, and clocks, and 47 Ω termination for control.
7. Termination is referenced to VTT =VDD /2.
Parameter
Symbol
Idle Current, single or last DIMM
L0 state, idle (0 BW)
Primary channel enabled, Secondary channel disabled
CKE high. Command and address lines stable.
DRAM clock active
ICC_Idle_0
IDD_Idle_0
Idle Current, first DIMM
L0 state, idle (0 BW)
Primary and Secondary channels enabled.
CKE high. Command and address lines stable.
DRAM clock active
ICC_Idle_1
IDD_Idle_1
Active Power
L0 state
50% DRAM BW, 67% read, 33% write.
Primary and Secondary channels enabled.
DRAM clock active, CKE high.
ICC_Active_1
IDD_Active_1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HZ24H2 | 24.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ5HC2 | 5.1 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ7HB3 | 7.15 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZ7HC1 | 7.4 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-35 |
| HZM3.9NB | 3.9 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72T64400HFA | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T64400HFA-2.5-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T64400HFA-3.7-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T64400HFA-3S-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
| HYS72T64400HFD | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:240-Pin Fully-Buffered DDR2 SDRAM Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。