參數(shù)資料
型號(hào)： HYS72D16500GR
廠商： INFINEON TECHNOLOGIES AG
英文描述： Low Profile DDR SDRAM-Modules
中文描述： 超薄DDR內(nèi)存模塊
文件頁(yè)數(shù)： 25/29頁(yè)
文件大?。?/td> 803K
代理商： HYS72D16500GR
HYS72D[16500/32501]GR-[7/8]-A
Low Profile Registered DDR SDRAM-Modules
Application Note
Data Sheet
25
Rev. 1.2, 2004-06
10292003-DNYO-BD9L
6
Application Note
Power Up and Power Management on DDR Registered DIMMs
(according to JEDEC ballot JC-42.5 Item
1173)
184-pin Double Data Rate (DDR) Registered DIMMs include two new features to facilitate controlled power-up and
to minimize power consumption during low power mode. One feature is externally controlled via a system-
generated RESET signal; the second is based on module detection of the input clocks. These enhancements
permit the modules to power up with SDRAM outputs in a High-Z state (eliminating risk of high current dissipations
and/or dotted I/Os), and result in the powering-down of module support devices (registers and Phase-Locked
Loop) when the memory is in Self-Refresh mode.
The new RESET pin controls power dissipation on the module’s registers and ensures that CKE and other SDRAM
inputs are maintained at a valid ‘low’ level during power-up and self refresh. When RESET is at a low level, all the
register outputs are forced to a low level, and all differential register input receivers are powered down, resulting
in very low register power consumption. The RESET pin, located on DIMM tab #10, is driven from the system as
an asynchronous signal according to the attached details. Using this function also permits the system and DIMM
clocks to be stopped during memory Self Refresh operation, while ensuring that the SDRAMs stay in Self Refresh
mode.
As described in the table above, a low on the RESET input ensures that the Clock Enable (CKE) signal(s) are
maintained low at the SDRAM pins (CKE being one of the 'Q' signals at the register output). Holding CKE low
maintains a high impedance state on the SDRAM DQ, DQS and DM outputs — where they will remain until
activated by a valid ‘read’ cycle. CKE low also maintains SDRAMs in Self Refresh mode when applicable.
The DDR PLL devices automatically detect clock activity above 20 MHz. When an input clock frequency of 20 MHz
or greater is detected, the PLL begins operation and initiates clock frequency lock (the minimum operating
frequency at which all specifications will be met is 95 MHz). If the clock input frequency drops below 20 MHz
(actual detect frequency will vary by vendor), the PLL VCO (Voltage Controlled Oscillator) is stopped, outputs are
made High-Z, and the differential inputs are powered down — resulting in a total PLL current consumption of less
than 1 mA. Use of this low power PLL function makes the use of the PLL RESET (or G pin) unnecessary, and it
is tied inactive on the DIMM. This application note describes the required and optional system sequences
associated with the DDR Registered DIMM 'RESET' function. It is important to note that all references to CKE refer
to both CKE0 and CKE1 for a 2-rank DIMM. Because RESET applies to all DIMM register devices, it is therefore
not possible to uniquely control CKE to one physical DIMM rank through the use of the RESET pin.
Power-Up Sequence with RESET — Required
1. The system sets RESET at a valid low level.
This is the preferred default state during power-up. This input condition forces all register outputs to a low state
independent of the condition on the register inputs (data and clock), ensuring that CKE is at a stable low-level
at the DDR SDRAMs.
Table 13
RESET Truth Table
Register Inputs
Register
Outputs
Data out (Q)
H
L
Qo
Illegal input
conditions
L
RESET
H
H
H
H
CK
Rising
Rising
L or H
High Z
CK
Data in (D)
H
L
X
X
Falling
Falling
L or H
High Z
L
X or Hi-Z
X or Hi-Z
X or Hi-Z
X: Don’t care, Hi-Z: High Impedance, Qo: Data latched at the previous of CK rising and CK falling
相關(guān)PDF資料
PDF描述
HYS72D32501GR-7-A Low Profile DDR SDRAM-Modules
HYS72D16500GR-8-A Low Profile DDR SDRAM-Modules
HYS72D32500GR-7F-B Low Profile Registered DDR-I SDRAM-Modules
HYS72D128520GR-8-B Connector Wall Plate; Color:Almond; Leaded Process Compatible:Yes; No. of Ports:4 RoHS Compliant: Yes
HYS72D64000GR-7-B 2.5 V 184-pin Registered DDR-I SDRAM Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYS72D16500GR-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM
HYS72D16500GR-7-A 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Low Profile DDR SDRAM-Modules
HYS72D16500GR-8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DDR Synchronous DRAM
HYS72D16500GR-8-A 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Low Profile DDR SDRAM-Modules
HYS72D256020GR-7-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?2GB (256Mx72) PC2100 2-bank available 3Q02?
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*