HT48R50A-1
Rev. 1.10
22
July 2, 2001
the input will read the pad state. If the control
register bit is "0", the contents of the latches
will move to the internal bus. The latter is pos-
sible in the "read-modify-write" instruction.
For output function, CMOS is the only configu-
ration. These control registers are mapped to
locations 13H, 15H, 17H, 19H and 1FH.
After a chip reset, these input/output lines re-
main at high levels or floating state (depending
on the pull-high options). Each bit of these in-
put/outputlatchescanbesetorclearedby"SET
[m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H
or 1EH) instructions.
Some instructions first input data and then fol-
low the output operations. For example, "SET
[m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read
the entire port states into the CPU, execute the
defined operations (bit-operation), and then
write the results back to the latches or the accu-
mulator.
Each line of port A has the capability of wak-
ing-up the device. The highest 5-bit of port G are
not physically implemented; on reading them a
"0" is returned whereas writing then results in
no-operation. See Application note.
There is a pull-high option available for all I/O
lines (bit option). Once the pull-high option of
an I/O line is selected, the I/O line have
pull-high resistor. Otherwise, the pull-high re-
sistor is absent. It should be noted that a
non-pull-high I/O line operating in input mode
will cause a floating state.
The and PB1 are pin-shared with BZ and BZ
signal, respectively. If the BZ/BZ option is se-
lected, the output signal in output mode of
PB0/PB1 will be the PFD signal generated by
Timer/Event Counter 0 overflow signal. The in-
put mode always remain in its original func-
tions. Once the BZ/BZ option is selected, the
buzzer output signals are controlled by the PB0
data register only. The I/O functions of
PB0/PB1 are shown below.
PB0 I/O
I
I
O
O
O
O
O
O
O
O
PB1 I/O
I
O
I
I
I
O
O
O
O
O
PB0 Mode
x
x
C
B
B
C
B
B
B
B
PB1 Mode
x
C
x
x
x
C
C
C
B
B
PB0 Data
x
x
D
0
1
D
0
0
1
0
1
PB1 Data
x
D
x
x
x
D
1
D
D
x
x
PB0 Pad Status
I
I
D
0
B
D
0
0
B
0
B
PB1 Pad Status
I
D
I
I
I
D
1
D
D
0
B
Note: I input,
B buzzer option, BZ or BZ,
C CMOS output
O output,
D, D
0
, D
1
data,
x don't care