參數(shù)資料
型號(hào)： HSP43124
廠商： Intersil Corporation
英文描述： RESISTOR 3.3 OHM 20W TO220
中文描述： 串行I / O過濾器
文件頁數(shù)： 10/17頁
文件大小： 144K
代理商： HSP43124
10
The coefficient set for each of the halfband filters is given in
Table 4. These values are the 32-bit, two’s complement,
integer representation of the filter coefficients. Scaling these
values by 2
-31
yields the fractional two’s complement
coefficients used to achieve unity gain in the Filter Processor.
If a specific frequency response is desired, a programmable
FIR filter may be activated. The filter compute engine takes
advantage of symmetry in FIR coefficients is by summing
data samples sharing a common coefficient prior to
multiplication. In this manner, two filter taps are calculated
per multiply accumulate cycle. If an asymmetric filter is
specified, only one tap per multiply accumulate cycle is
calculated.
The processing rate of the Filter Compute Engine is
proportional to FCLK. As a result, the frequency of FCLK
must exceed a minimum value to insure that a filter
calculation is complete before the result is required for
output. In configurations which do not use decimation, one
input sample period is available for filter calculation before
an output is required. For configurations which employ
decimation, up to 256 input sample periods may be available
for filter calculation. The following equation specifies the
minimum FCLK rate required for configurations which use
the programmable filter as an FIR filter.
In this equation F
S
is the input sample rate (SCLK/# Bits in
SER word), TAPS is the number of taps in the FIR filter (0 to
256), DEC
FIR
is the decimation rate of the programmable
FIR (1 to 8), HB
CLKS
is a compute clock factor based on the
number of halfband filters in the configuration (see Table 5),
and DEC
HB
is the aggregate decimation rate for the
cascade of halfband filters (see Table 5). For example, if the
input sample rate is 800kHz, a 128 tap FIR filter with no
decimation is selected, and a cascade of 2 halfband filters is
used, calculate the minimum FCLK rate as follows:
Thus, the Min FCLK is 19.6MHz.
NOTE: Forconfigurationsinwhichthehalfbandfiltersareused,
the FCLK rate must exceed 14F
S
.
The longest length FIR filter realizable for a particular
configuration is determined by solving the above equation for
TAPS. The resulting expression is given below.
The maximum throughput sample rate may be specified by
solving the above equation for F
S
. The resulting equation is
NOTE: For configurations using filters with asymmetric coeffi-
cients, the term TAPS in the above equations should be multi-
plied by two in order to determine the correct FCLK.
The Filter Compute Engine is synchronized with an incoming
data stream by asserting the FSYNC input. When this input
is sampled low by the rising edge of FCLK, the Compute
Engine is reset, and the data word following the next
assertion of SYNCIN is recognized as the first data sample
input to the filter structure.
Min FCLK
F
HB
or at least14F
S
when Halfbands are used
-------------------
TAPS/(2*DEC
FIR
)
HB
CLKS
1
+
+
(
)
=
(EQ. 2)
(EQ. 3)
Min FCLK
---------------------
2
1
+
---------
33
1
+
+
200kHz
or at least 14 (800kHz)
(
)
64
[
33
1
+
]
19.6MHz
11.2MHz
=
=
=
Max TAPS = 2DEC
FIR
((FCLK/F
S
)DEC
HB
- HB
CLKS
- 1)
(EQ. 4)
Max F
S
= FCLK*DEC
HB
/(TAPS/(2*DEC
FIR
) + HB
CLKS
+ 1).
(EQ. 5)
TABLE 3. FREQUENCY RESPONSE OF HALFBAND FILTERS
NORMALIZED
FREQUENCY
HALFBAND
#1
HALFBAND
#2
HALFBAND
#3
HALFBAND
#4
HALFBAND
#5
0.000000
-0.000000
0.000000
0.000000
-0.000000
-0.000000
0.007812
0.000000
-0.000000
-0.000000
-0.000000
-0.000000
0.015625
-0.000113
-0.000000
-0.000000
-0.000000
-0.000000
0.023438
-0.000677
-0.000006
-0.000000
-0.000000
-0.000000
0.031250
-0.002243
-0.000052
-0.000000
-0.000000
-0.000000
0.039062
-0.005569
-0.000227
-0.000000
-0.000000
0.000000
0.046875
-0.011596
-0.000719
-0.000001
0.000000
-0.000000
0.054688
-0.021433
-0.001859
-0.000009
-0.000000
-0.000000
0.062500
-0.036333
-0.004165
-0.000041
-0.000000
-0.000000
0.070312
-0.057670
-0.008391
-0.000149
-0.000001
-0.000000
0.078125
-0.086916
-0.015557
-0.000448
-0.000012
-0.000000
0.085938
-0.125619
-0.026983
-0.001175
-0.000066
-0.000000
0.093750
-0.175382
-0.044301
-0.002767
-0.000258
-0.000000
HSP43124
相關(guān)PDF資料
PDF描述
HSP43168GC-45 Dual FIR Filter
HSP43168VC-33 Dual FIR Filter
HSP43168VC-40 Dual FIR Filter
HSP43168VC-45 Dual FIR Filter
HSP43168 Dual FIR Filter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP43124_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Serial I/O Filter
HSP43124PC-33 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Serial I/O Filter
HSP43124PC-45 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:
HSP43124SC-33 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP43124SC-45 功能描述:有源濾波器 24 BIT SERIAL I/O FILTER 28 SOIC, 45MHZ, RoHS:否 制造商:Maxim Integrated 通道數(shù)量:1 截止頻率:150 KHz 電源電壓-最大:11 V 電源電壓-最小:4.74 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP N 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*