- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371885 > HS9-RTX2010RH (Intersil Corporation) Radiation Hardened Real Time Express⑩ Microcontroller PDF資料下載
參數(shù)資料
| 型號： | HS9-RTX2010RH |
| 廠商： | Intersil Corporation |
| 英文描述： | Radiation Hardened Real Time Express⑩ Microcontroller |
| 中文描述： | 輻射加固實時快遞⑩微控制器 |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 406K |
| 代理商： | HS9-RTX2010RH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
10
HS-RTX2010RH Operation
Control of all data paths and the Program Counter Register,
(
), is provided by the Instruction Decoder. This hardware
determines what function is to be performed by looking at
the contents of the Instruction Register, (
subsequently determines the sequence of operations
through data path control.
), and
Instructions which do not perform memory accesses execute
in a single clock cycle while the next instruction is being
fetched.
As shown in Figure 10, the instruction is latched into
the beginning of a clock cycle. The instruction is then decoded
by the processor. All necessary internal operations are
performed simultaneously with fetching the next instruction.
at
Instructions which access memory require two clock cycles
to be executed. During the first cycle of a memory access
instruction, the instruction is decoded, the address of the
memory location to be accessed is placed on the Memory
Address Bus (MA19-MA01), and the memory data
(MD15-MD00), is read or written. During the second cycle,
ALU operations are performed, the address of the next
instruction to be executed is placed on the Memory Address
Bus, and the next instruction is fetched, as indicated in the
bottom half of Figure 10.
BYTE
SWAP
HS-RTX2010RH
OFF-CHIP
USER
INTERFACES
TIMER/COUNTERS
TC0
TC1
TC2
TP0
TP1
TP2
ALU
Y
T
PC
I
TOP
CR
MD
SR
CONTROL
SPR
SVR
STACK
IMR
IVR
IBC
CONTROL
INTERRUPT
(
CPAGE
IPR
MEMORY
CLOCK AND
CONTROL
RESET
INTERFACE
MEMORY BUS
INTERFACE
ASIC BUS
DPR
UPR
CPR
UBR
SUR
E
E
I
N
I
I
W
P
T
R
U
L
N
B
M
M
M
M
M
G
G
G
G
G
G
-
1
+1
INSTRUCTION
DECODER
IR
LEADING ZERO
DETECTOR
16 x 16
MAC
BARREL
SHIFTER
MXR
MHR
MLR
256 x 21
RETURN
STACK
MEMORY
256 x 16
PARAMETER
STACK
MEMORY
NEXT
NOTE:
contains the 5 most significant bits (20-16) of the top element of the Return Stack.
FIGURE 9. HS-RTX2010RH FUNCTIONAL BLOCK DIAGRAM
IPR
PC
IR
IR
HS-RTX2010RH
相關PDF資料 |
PDF描述 |
|---|---|
| HS8-RTX2010RH-Q | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9-RTX2010RH-Q | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS1-1412RH-Q | Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer |
| HS1B-1412RH-Q | Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer |
| HS-1412RH | Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HS9-RTX2010RH8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| HS9-RTX2010RH-8 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9-RTX2010RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9S-117RH/PROTO | 制造商:Intersil Corporation 功能描述: |
| HS9S-117RH-8 | 制造商:Intersil Corporation 功能描述:REG STD LIN ADJ POS 1.2V TO 37V 1.25A 3PIN SOT-23 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。