參數(shù)資料
型號(hào)： HS9-RTX2010RH-Q
廠商： INTERSIL CORP
元件分類： 微控制器/微處理器
英文描述： Radiation Hardened Real Time Express⑩ Microcontroller
中文描述： 16-BIT, 8 MHz, MICROCONTROLLER, CQFP84
封裝： CERAMIC, QFP-84
文件頁數(shù)： 21/36頁
文件大小： 406K
代理商： HS9-RTX2010RH-Q
21
HS-RTX2010RH Interrupt Controller
The HS-RTX2010RH Interrupt Controller manages interrupts
for the HS-RTX2010RH Microcontroller core. Its sources
include two on-chip peripherals and six external interrupt
inputs. The two classes of on-chip peripherals that produce
interrupts are the Stack Controllers and the Timer/Counters.
Interrupt Controller Operation
When one of the interrupt sources requests an interrupt, the
Interrupt Controller checks whether the interrupt is masked
in the Interrupt Mask Register. If it is not, the controller
attempts to interrupt the processor. If processor interrupts
are enabled (bit 4 of the Configuration Register), the
processor will execute an Interrupt Acknowledge cycle,
during which it disables interrupts to ensure proper
completion of the INTA cycle.
In response to the Interrupt Acknowledge cycle, the Interrupt
Controller places an Interrupt Vector on the internal ASIC
Bus, based on the highest priority pending interrupt. The
processor performs a special Subroutine Call to the address
in Memory Page 0 contained in the vector. This special
subroutine call is different in that it saves a status bit on the
Return Stack indicating the call was caused by an interrupt.
Thus, when the Interrupt Handler executes a Subroutine
Return, the processor knows to automatically re-enable
interrupts. Before the Interrupt Handler returns, it must
ensure that the condition that caused the interrupt is cleared.
Otherwise the processor will again be interrupted
immediately upon its return.
Processor interrupts are enabled and disabled by clearing
and setting the Interrupt Disable Flag. When the RTX is
reset, this flag is set (bit 04 of the
interrupts. This bit is a write-only bit that always reads as 0,
allowing interrupts to be enabled in only 2 cycles with a
simple read/write operation in which the processor reads the
bit value, then writes it back to the same location. The actual
status of the Interrupt Disable Flag can be read from bit 14
of
.
CR
= 1), disabling the
A
ACTIVATE
TIMEOUT
INTERRUPT
ACTIVATE
TIMEOUT
INTERRUPT
ACTIVATE
TIMEOUT
INTERRUPT
EXECUTE
COUNT
EXECUTE
COUNT
EXECUTE
COUNT
INTERRUPT
RESET
INTERRUPT
RESET
INTERRUPT
RESET
INTERRUPT
CONTROLLER
PRELOAD
REGISTER
TP2
INTA CYCLE OR
ASIC READ COMMAND
LOAD
TC0
RISING
EDGE
TCLK
RISING
EDGE
TCLK
REGISTER
PRELOAD
REGISTER
TP0
TIMER/COUNTER
TIMER/COUNTER
LOAD
TC1
TIMER/COUNTER
LOAD
TC2
PRELOAD
REGISTER
TP1
TOP
FIGURE 23. HS-RTX2010RH TIMER/COUNTER OPERATION
TABLE 3. TIMER/COUNTER
BIT VALUES
TIMER CLOCK SOURCE
BIT 09
BIT 08
0
0
TCLK
TCLK
TCLK
0
1
TCLK
TCLK
EI3
1
0
TCLK
EI4
EI3
1
1
EI5
EI4
EI3
IBC
TC2
TC1
TC0
CR
HS-RTX2010RH
相關(guān)PDF資料
PDF描述
HS1-1412RH-Q Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer
HS1B-1412RH-Q Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer
HS-1412RH Radiation Hardened, Quad, High Speed, Low Power, Video Closed Loop Buffer
HS1-1825ARH-8 ER 2C 2#8 SKT RECP WALL
HS9-1825ARH-8 Radiation Hardened High-Speed, Dual Output PWM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HS9S-117RH/PROTO 制造商:Intersil Corporation 功能描述:
HS9S-117RH-8 制造商:Intersil Corporation 功能描述:REG STD LIN ADJ POS 1.2V TO 37V 1.25A 3PIN SOT-23 - Trays
HS9S-117RH-8S2740 制造商:Intersil Corporation 功能描述:RADIATION HARDENED LINEAR VOLTAGE REGULATOR, CLASS Q, 36MDC, - Trays
HS9S-117RHPROTO 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Adjustable Positive Voltage Regulator
HS9S-117RH-Q 制造商:Intersil Corporation 功能描述:REG STD LIN ADJ POS 1.2V TO 37V 1.25A 3PIN SOT-23 - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*