- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371885 > HS9-RTX2010RH-8 (INTERSIL CORP) Radiation Hardened Real Time Express⑩ Microcontroller PDF資料下載
參數(shù)資料
| 型號： | HS9-RTX2010RH-8 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Radiation Hardened Real Time Express⑩ Microcontroller |
| 中文描述： | 16-BIT, 8 MHz, MICROCONTROLLER, CQFP84 |
| 封裝： | CERAMIC, QFP-84 |
| 文件頁數(shù)： | 9/36頁 |
| 文件大?。?/td> | 406K |
| 代理商： | HS9-RTX2010RH-8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
9
HS-RTX2010RH Microcontroller
The HS-RTX2010RH is designed around the RTX Processor
core, which is part of the Intersil Standard Cell Library.
This processor core has eight 16-bit internal registers, an
ALU, internal data buses, and control hardware to perform
instruction decoding and sequencing.
On-chip peripherals which the HS-RTX2010RH includes are
Memory Page Controller, an Interrupt Controller, three
Timer/Counters, and two Stack Controllers. Also included
are a Multiplier-Accumulator (MAC), a Barrel Shifter, and a
Leading Zero Detector for floating point support.
Off-chip user interfaces provide address and data access to
Main Memory and ASIC I/O devices, user defined interrupt
signals, and Clock/Reset controls.
Figure 9 shows the data paths between the core, on-chip
peripherals, and off-chip interfaces.
The HS-RTX2010RH microcontroller is based on a two-stack
architecture. These two stacks, which are Last-In-First-Out
(LIFO) memories, are called the Parameter Stack and the
Return Stack.
Two internal registers,
two elements of the 16-bit wide Parameter Stack, while the
and
, provide the top
remaining elements are contained in on-chip memory (“stack
memory”).
The top element of the Return Stack is 21 bits wide, and is
stored in registers
and
elements are contained in stack memory.
, while the remaining
The highly parallel architecture of the RTX is optimized for
minimal Subroutine Call/Return overhead. As a result, a
Subroutine Call takes one Cycle, while a Subroutine Return
is usually incorporated into the preceding instruction and
does not add any processor cycles. This parallelism
provides for peak execution rates during simultaneous bus
operations which can reach the equivalent of 32 million
Forth language operations per second at a clock rate of
8MHz. Typical execution rates exceed 8 million operations
per second.
Intersil factory applications support for this device is limited.
RTS-C C-Compiler support is provided by Highland Software
at highlandsoft@compuserve.com. Development system
tools are supported by Micro Processor Engineering Limited
(UK) at 441 703 631441. A HS-RTX2010RH programmers
reference manual can be obtained through your local Intersil
Sales Office.
NOTES:
14. Events in an interrupt sequence are as follows:
e
1
. The Interrupt Controller samples the interrupt request inputs on the rising edge of PCLK. If NMI rises between e
1
and the rising edge of
PCLK prior to e
5
, the interrupt vector will be for NMI.
e
2
. If any interrupt requests were sampled, the Interrupt Controller issues an interrupt request to the core on the falling edge of PCLK.
e
4
. When the core samples an interrupt request on the falling edge of PCLK, an Interrupt Acknowledge cycle will begin on the next rising edge
of PCLK.
e
5
. Following the detection of an interrupt request by the core, an Interrupt Acknowledge cycle begins. The interrupt vector will be based on the
highest priority interrupt request active at this time.
15. t
44
is only required to determine when the Interrupt Acknowledge cycle will occur.
16. Interrupt requests should be held active until the Interrupt Acknowledge cycle for that interrupt occurs.
17. NMI has a glitch filter which requires the signal that initiates NMI last at least two rising and two falling edges of ICLK.
FIGURE 8. NON-MASKABLE INTERRUPT TIMING
Timing Diagrams
(Continued)
t
44
e
1
e
2
e
4
e
5
PCLK
NMI
MA
INTA
NMI
VECTOR
t
67
t
68
t
26
t
28
TOP
NEXT
I
IPR
HS-RTX2010RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS-RTX2010RH | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS8-RTX2010RH | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9-RTX2010RH | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS8-RTX2010RH-Q | Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9-RTX2010RH-Q | Radiation Hardened Real Time Express⑩ Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS9-RTX2010RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Real Time Express⑩ Microcontroller |
| HS9S-117RH/PROTO | 制造商:Intersil Corporation 功能描述: |
| HS9S-117RH-8 | 制造商:Intersil Corporation 功能描述:REG STD LIN ADJ POS 1.2V TO 37V 1.25A 3PIN SOT-23 - Trays |
| HS9S-117RH-8S2740 | 制造商:Intersil Corporation 功能描述:RADIATION HARDENED LINEAR VOLTAGE REGULATOR, CLASS Q, 36MDC, - Trays |
| HS9S-117RHPROTO | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Adjustable Positive Voltage Regulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。