- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371887 > HS1-65647RH-8 (HARRIS SEMICONDUCTOR) Radiation Hardened 8K x 8 SOS CMOS Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HS1-65647RH-8 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | SRAM |
| 英文描述： | Radiation Hardened 8K x 8 SOS CMOS Static RAM |
| 中文描述： | 8K X 8 STANDARD SRAM, 50 ns, CDIP28 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大小： | 110K |
| 代理商： | HS1-65647RH-8 |
836
HS-65647RH
Irradiation Circuit
HS-65647RH (8K x 8 TSOS4 SRAM) 28 LEAD CERAMIC DIP
NOTES:
1. VDD = 5.5V
±
0.5V
R = 10k
±
10%
2. Group E sample size is two die/wafer.
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
NC
VDD
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
VDD
E2
A8
A9
A11
A10
DQ7
DQ6
DQ5
DQ4
DQ3
W
G
E1
Test Patterns
MARCH (II)PATTERN
After a background of zeros is written, each cell (from begin-
ning to end in sequence) is read, written to a one and
reread. When the array is full of ones each cell (from the end
to the beginning) is read, restored to a zero and reread.
After this the pattern is repeated but with complemented
data.
MASEST PATTERN (Multiple Address Select Pattern)
A checkerboard pattern is written into the memory. Then the
first cell is read, then its binary address complement is read.
The second cell is read and then its binary address comple-
ment is read. This pattern of incrementing the address and
then reading its binary address complement is repeated until
the entire memory is read.
This is then repeated but using a checkerboard bar pattern.
GALROW PATTERN (Row Galloping Pattern)
After a background of zeros is written into the memory a one
is written into the first cell. It is then read alternately with
each other cell in the row. The test cell is then rewritten back
to a zero. The test cell is then incremented and the
sequence is repeated until all cells in the memory have been
used as a test cell.
This is pattern then repeated but using complemented data.
GALCOL PATTERN (Column Galloping Pattern)
After a background of zeros is written into the memory a one
is written into the first cell. It is then read alternately with
each other cell in the column. The test cell is then rewritten
back to a zero. The test cell is then incremented and the
sequence is repeated until all cells in the memory have been
used as a test cell.
This is pattern then repeated but using complemented data.
CHECKERBOARD PATTERN and CHECKERBOARD
BAR
A checkerboard is written (101010) into the memory and
then the pattern is read back. This is then repeated but using
complemented data.
Spec Number
518729
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS9-65647RH-8 | Radiation Hardened 8K x 8 SOS CMOS Static RAM |
| HS-65647RH | RF CONNECTORSMP MALE; REAR MOUNT; BULKHEAD; 0.085 COAX |
| HS1-65647RH | Radiation Hardened 8K x 8 SOS CMOS Static RAM |
| HS9-65647RH | Radiation Hardened 8K x 8 SOS CMOS Static RAM |
| HS9A-65647RH-Q | Radiation Hardened 8K x 8 SOS CMOS Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS1-65647RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 8K x 8 SOS CMOS Static RAM |
| HS1-6564RH-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Synchronous SRAM Module |
| HS16-5N | 功能描述:旋鈕開關(guān) 12 AMP 5P 2-11 POS RoHS:否 制造商:C&K Components 位置數(shù)量:5 卡片組數(shù)量: 每卡片組極數(shù):2 電流額定值:250 mA 電壓額定值:125 V 指數(shù)角: 觸點(diǎn)類型: 觸點(diǎn)形式:DPST 端接類型:Solder 安裝類型:Panel 觸點(diǎn)電鍍:Silver |
| HS16-5N-NR | 制造商:NKK Switches 功能描述:HS16-5N-NR |
| HS16-5-NR | 制造商:NKK Switches 功能描述:HS16-5-NR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。