參數(shù)資料
型號(hào): HPC-DEV-SYS4
廠商: National Semiconductor Corporation
英文描述: High-Performance microController with A/D
中文描述: 高性能微控制器/數(shù)
文件頁(yè)數(shù): 16/39頁(yè)
文件大?。?/td> 430K
代理商: HPC-DEV-SYS4
Ports A & B
(Continued)
TL/DD/9682–16
FIGURE 14. Structure of Port B Pins B10, B11, B12 and B15 (Pins with Bus Control Roles)
Operating Modes
To offer the user a variety of I/O and expanded memory
options, the HPC46164 and HPC46104 have four operating
modes. The ROMless HPC46104 has one mode of opera-
tion. The various modes of operation are determined by the
state of both the EXM pin and the EA bit in the PSW regis-
ter. The state of the EXM pin determines whether on-chip
ROM will be accessed or external memory will be accessed
within the address range of the on-chip ROM. The on-chip
ROM range of the HPC46164 is C000 to FFFF (16k bytes).
The HPC46104 has no on-chip ROM and is intended for use
with external memory for program storage. A logic ‘‘0’’ state
on the EXM pin will cause the HPC device to address on-
chip ROM when the Program Counter (PC) contains ad-
dresses within the on-chip ROM address range. A logic ‘‘1’’
state on the EXM pin will cause the HPC device to address
memory that is external to the HPC when the PC contains
on-chip ROM addresses. The EXM pin should always be
pulled high (logic ‘‘1’’) on the HPC46104 because no on-
chip ROM is available. The function of the EA bit is to deter-
mine the legal addressing range of the HPC device. A logic
‘‘0’’ state in the EA bit of the PSW register does two
thingsDaddresses are limited to the on-chip ROM range
and on-chip RAM and Register range, and the ‘‘illegal ad-
dress detection’’ feature of the WATCHDOG logic is en-
gaged. A logic ‘‘1’’ in the EA bit enables accesses to be
made anywhere within the 64k byte address range and the
‘‘illegal address detection’’ feature of the WATCHDOG logic
is disabled. The EA bit should be set to ‘‘1’’ by software
when using the HPC46104 to disable the ‘‘illegal address
detection’’ feature of WATCHDOG.
All HPC devices can be used with external memory. Exter-
nal memory may be any combination of RAM and ROM.
Both 8-bit and 16-bit external data bus modes are available.
Upon entering an operating mode in which external memory
is used, port A becomes the Address/Data bus. Four pins of
port B become the control lines ALE, RD, WR and HBE. The
High Byte Enable pin (HBE) is used in 16-bit mode to select
high order memory bytes. The RD and WR signals are only
generated if the selected address is off-chip. The 8-bit mode
is selected by pulling HBE high at reset. If HBE is left float-
ing or connected to a memory device chip select at reset,
the 16-bit mode is entered. The following sections describe
the operating modes of the HPC46164 and HPC46104.
Note:
The HPC devices use 16-bit words for stack memory. Therefore,
when using the 8-bit mode, User’s Stack must be in internal RAM.
16
相關(guān)PDF資料
PDF描述
HPC46004VF30 High-Performance microController with A/D
HPC-D Fuse
HPC16003 High-Performance microControllers
HPC16083 High-Performance microControllers
HPC26003 High-Performance microControllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HPC-DEV-SYS4-E 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance microController with A/D
HPC-DEV-WDBC 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Performance Communications MicroController
HPCI-13S4LU 功能描述:模塊配件 ISAx7 PCIx4 PICMGx3 BACKPLANE AT/ATX PSU RoHS:否 制造商:Lantronix 產(chǎn)品: 用于:
HPCI-14S/ATX 功能描述:模塊配件 ISAx8 PCIx4 PICMGx2 BACKPLANE RoHS:否 制造商:Lantronix 產(chǎn)品: 用于:
HPCI-14S12U 功能描述:模塊配件 ISAx1 PCIx12 PICMGx2 BACKPLANE AT/ATX PSU RoHS:否 制造商:Lantronix 產(chǎn)品: 用于: