- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371861 > HMP8115CN (INTERSIL CORP) NTSC/PAL Video Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | HMP8115CN |
| 廠商： | INTERSIL CORP |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | 20 X 14 MM, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 34/43頁 |
| 文件大?。?/td> | 183K |
| 代理商： | HMP8115CN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
34
TABLE 45. START V_BLANK HIGH REGISTER
SUB ADDRESS = 34
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-9
Reserved
0000000
B
8
Assert BLANK
Output Signal
This 1-bit register is cascaded with Start V_Blank Low Register to form a 9-bit
start_vertical_blank register.
1
B
TABLE 46. END V_BLANK REGISTER
SUB ADDRESS = 35
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Negate BLANK
Output Signal
This 8-bit register specifies the line number to negate BLANK each field.
For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even
fields. For PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even
fields.
12
H
TABLE 47. END HSYNC REGISTER
SUB ADDRESS = 36
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Negate HSYNC
Output Signal
This 8-bit register specifies the horizontal count at which to negate HSYNC each scan
line. Values may range from 0 (0000 0000) to 510 (1111 1111) CLK2 cycles. The leading
edge of HSYNC is count 00
H
.
40
H
TABLE 48. HSYNC DETECT WINDOW REGISTER
SUB ADDRESS = 37
H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Horizontal Sync
Detect Window
This 8-bit register specifies the width of the window (in 1x clock samples) to look for hor-
izontal sync pulses each line. The window is centered about where the horizontal sync
pulse should be located.
If the horizontal sync pulse falls inside this window, the digital PLL will lock to it. If the hor-
izontal sync pulse falls outside this window, the digital PLL is immediately reset to have
the same timing.
Recommend using a value of 20
H
to optimize the response time of the digital PLL.
FF
H
HMP8115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMR100 | Hadware Manual |
| HMR-100 | Hadware Manual |
| HMS188CWHRLP-20 | x8 SRAM |
| HMS188CS-15 | x8 SRAM |
| HMS188CS-20 | x8 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8116 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8116CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117CN | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 80PQFP,0+70C NTSC/PAL VIDEO DECODER W/MA RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。