
For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373
Order On-line at www.hittite.com
P
O
W
E
R
D
E
T
E
C
T
O
R
S
-
SM
T
12
12 - 44
Log-Slope and Intercept
The HMC610LP4 is set with a Pin –> RMS transfer characteristic slope set to 36.5mV/dBm by design (otherwise
referred to as the log-slope). Connect the RMS pin directly to VSET pin. The Pin –> RMS transfer characteristic is
not adjustable internally, but both slope and intercept can be adjusted quite easily by using an external integrating
amplifier such as the one shown below. Avoid loading the RMS output with a capacitive load above 35pF, when
CINT<100pF.
Figure: External Integrating Amplifier with log-slope and log-intercept control.
VINTERCEPT is a DC voltage used to adjust the log-
intercept point.
VOUT(s)= RMSOUT X (1 + G(s)) - VINTERCEPT X G(s), V
, Hz = cut-off frequency
Rf is in Ohms
Cf is in Farads
DC Offset Compensation Loop
Internal DC offsets, which are input signal dependant, require continuous cancellation. Offset cancellation is a critical
function needed for maintenance of measurement accuracy and sensitivity. The DC offset cancellation loop performs
this function, and its response is largely defined by the capacitance off the COFS pin. Setting DC offset cancellation,
loop bandwidth strives to strike a balance between offset cancellation accuracy, and loop response time. A larger
value of COFS results in a more precise offset cancellation, but at the expense of a slower offset cancellation response.
A smaller value of COFS tilts the performance trade-off towards a faster offset cancellation response. The optimal loop
bandwidth setting will allow internal offsets to be cancelled at a minimally acceptable speed.
DC Offset Cancellation Loop ≈
Bandwidth , Hz
For example: loop bandwidth for DC cancellation with COFS = 1nF, bandwidth is ~62 kHz
Note:
The measurement error produced by internal DC offsets cannot be measured at any single operating point, in terms
of input signal frequency and level, with repeatability. Measurement error must be calculated to a best fit line, over the
entire operating range (again, in terms of signal level and frequency).
HMC610LP4 / 610LP4E
v12.0309
RMS POWER DETECTOR
75 dB, DC - 3.9 GHz
Standby Mode
The ENX can be used to force the power detector into a low-power standby mode. In this mode, the entire power
detector is powered-down. As ENX is deactivated, power is restored to all of the circuits. There is no memory of
previous conditions. Coming-out of stand-by, CINT and COFS capacitors will require recharging, so if large capacitor
values have been chosen, the wake-up time will be lengthened.