參數(shù)資料
型號: HM5225805BTT-A6
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
中文描述: 32M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54
封裝: 0.400 INCH, PLASTIC, TSOP2-54
文件頁數(shù): 13/63頁
文件大?。?/td> 462K
代理商: HM5225805BTT-A6
HM5225165B/HM5225805B/HM5225405B-75/A6/B6
Data Sheet E0082H10
13
CKE Truth Table
CKE
Current state
Command
n - 1
n
CS
RAS
CAS
WE
Address
Active
Clock suspend mode entry
H
L
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
Any
Clock suspend
L
L
Clock suspend
Clock suspend mode exit
L
H
Idle
Auto-refresh command (REF)
H
H
L
L
L
H
Idle
Self-refresh entry (SELF)
H
L
L
L
L
H
Idle
Power down entry
H
L
L
H
H
H
H
L
H
×
×
×
Self refresh
Self refresh exit (SELFX)
L
H
L
H
H
H
L
H
H
×
×
×
Power down
Power down exit
L
H
L
H
H
H
L
H
H
×
×
×
Note:
H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
.
Clock suspend mode entry:
The SDRAM enters clock suspend mode from active mode by setting CKE to
Low. If command is input in the clock suspend mode entry cycle, the command is valid. The clock suspend
mode changes depending on the current status (1 clock before) as shown below.
ACTIVE clock suspend:
This suspend mode ignores inputs after the next clock by internally maintaining
the bank active status.
READ suspend and READ with Auto-precharge suspend:
The data being output is held (and continues to
be output).
WRITE suspend and WRIT with Auto-precharge suspend:
In this mode, external signals are not
accepted. However, the internal state is held.
Clock suspend:
During clock suspend mode, keep the CKE to Low.
Clock suspend mode exit:
The SDRAM exits from clock suspend mode by setting CKE to High during the
clock suspend state.
IDLE:
In this state, all banks are not selected, and completed precharge operation.
Auto-refresh command [REF]:
When this command is input from the IDLE state, the SDRAM starts auto-
refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the
auto-refresh operation, refresh address and bank select address are generated inside the SDRAM. For every
auto-refresh cycle, the internal address counter is updated. Accordingly, 8192 times are required to refresh
the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In
addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge
command is required after auto-refresh.
相關(guān)PDF資料
PDF描述
HM5225405BTT-A6 256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM5225325F-B60 256M LVTTL interface SDRAM 100 MHz 1-Mword x 64-bit x 4-bank/2-Mword x 32-bit x 4-bank PC/100 SDRAM
HM5225645F-B60 256M LVTTL interface SDRAM 100 MHz 1-Mword x 64-bit x 4-bank/2-Mword x 32-bit x 4-bank PC/100 SDRAM
HM5225325F 256-Mbit SDRAM(256M位同步RAM)
HM5225645F 256-Mbit SDRAM(256M位同步RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM5225805BTT-B6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM-523841-1.5-8A 功能描述:電線鑒定 HM 2.06/3.31" LABEL PRICE PER LABEL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
HM5241605 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Series 131 072-Word x 16-Bit x 2-Bank Synchronous Dynamic RAM
HM5241605C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Series 4M LVTTL Interface SDRAM (128-kword x 16-bit) 83 MHz/80MHz/66
HM5241605CJ-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SDRAM