參數(shù)資料
型號(hào): HM5225805B
廠商: Hitachi,Ltd.
英文描述: 256M LVTTL interface SDRAM(256M LVTTL接口同步DRAM)
中文描述: 256M LVTTL接口的SDRAM(256M LVTTL接口同步的DRAM)
文件頁(yè)數(shù): 16/64頁(yè)
文件大小: 802K
代理商: HM5225805B
HM5225165B/HM5225805B/HM5225405B-75/A6/B6
16
Current state
CS
RAS
CAS
WE
Address
Command
Operation
Write
H
×
×
×
×
×
DESL
Continue burst to end
L
H
H
H
NOP
Continue burst to end
L
H
L
H
BA, CA, A10 READ/READ A
Term burst and New read
L
H
L
L
BA, CA, A10 WRIT/WRIT A
Term burst and New write
L
L
H
H
BA, RA
ACTV
Other bank active
ILLEGAL on same bank*
3
L
L
H
L
BA, A10
PRE, PALL
Term burst write and
Precharge*
2
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Write with auto-
precharge
H
×
×
×
×
DESL
Continue burst to end and
precharge
L
H
H
H
×
NOP
Continue burst to end and
precharge
L
H
L
H
BA, CA, A10 READ/READ A
ILLEGAL*
4
L
H
L
L
BA, CA, A10 WRIT/WRIT A
ILLEGAL*
4
L
L
H
H
BA, RA
ACTV
Other bank active
ILLEGAL on same bank*
3
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
4
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Refresh (auto-
refresh)
H
×
×
×
×
DESL
Enter IDLE after t
RC
L
H
H
H
×
NOP
Enter IDLE after t
RC
ILLEGAL*
5
L
H
L
H
BA, CA, A10 READ/READ A
L
H
L
L
BA, CA, A10 WRIT/WRIT A
ILLEGAL*
5
L
L
H
H
BA, RA
ACTV
ILLEGAL*
5
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
5
L
L
L
H
×
REF, SELF
ILLEGAL
L
L
L
L
MODE
MRS
ILLEGAL
Notes: 1. H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
. The other combinations are inhibit.
2. An interval of t
DPL
is required between the final valid data input and the precharge command.
3. If t
RRD
is not satisfied, this operation is illegal.
4. Illegal for same bank, except for another bank.
5. Illegal for all banks.
6. NOP for same bank, except for another bank.
相關(guān)PDF資料
PDF描述
HM5225165B 256M LVTTL interface SDRAM(256M LVTTL接口同步DRAM)
HM5251405B 512-Mbit SDRAM(512M位同步RAM)
HM5251805B 512-Mbit SDRAM(512M位同步RAM)
HM5251165B 512-Mbit SDRAM(512M位同步RAM)
HM5257405BTD-75 512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 】 16-bit 】 4-bank/16-Mword 】 8-bit 】 4-bank /32-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM5225805B-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM5225805B-A6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM5225805B-B6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM5225805BLTT-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM
HM5225805BLTT-A6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 】 16-bit 】 4-bank/8-Mword 】 8-bit 】 4-bank /16-Mword 】 4-bit 】 4-bank PC/133, PC/100 SDRAM