Input Capacitance, CIN VIN
參數(shù)資料
型號: HI7190IBZ-T
廠商: Intersil
文件頁數(shù): 21/25頁
文件大?。?/td> 0K
描述: IC ADC 24BIT PROGBL SER 20-SOIC
產(chǎn)品培訓模塊: Solutions for Industrial Control Applications
標準包裝: 1,000
位數(shù): 24
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 32.5mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應商設(shè)備封裝: 20-SOIC W
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 1 個差分,單極;1 個差分,雙極
5
FN3612.10
June 27, 2006
Input Capacitance, CIN
VIN = 0V
-
5.0
-
pF
DIGITAL OUTPUTS
Output Logic High Voltage, VOH
IOUT = -100μA (Note 7)
2.4
-
V
Output Logic Low Voltage, VOL
IOUT = 3mA (Note 7)
-
0.4
V
Output Three-State Leakage Current,
IOZ
VOUT = 0V, +5V (Note 7)
-10
1
10
μA
Digital Output Capacitance, COUT
-10
-
pF
TIMING CHARACTERISTICS
SCLK Minimum Cycle Time, tSCLK
200
-
ns
SCLK Minimum Pulse Width, tSCLKPW
50
-
ns
CS to SCLK Precharge Time, tPRE
50
-
ns
DRDY Minimum High Pulse Width
(Notes 2, 7)
500
-
ns
Data Setup to SCLK Rising Edge (Write),
tDSU
50
-
ns
Data Hold from SCLK Rising Edge
(Write), tDHLD
0-
-
ns
Data Read Access from Instruction Byte
Write, tACC
(Note 7)
-
40
ns
Read Bit Valid from SCLK Falling Edge,
tDV
(Note 7)
-
40
ns
Last Data Transfer to Data Ready
Inactive, tDRDY
(Note 7)
-
35
-
ns
RESET Low Pulse Width
(Note 2)
100
-
ns
SYNC Low Pulse Width
(Note 2)
100
-
ns
Oscillator Clock Frequency
(Note 2)
0.1
-
10
MHz
Output Rise/Fall Time
(Note 2)
-
30
ns
Input Rise/Fall Time
(Note 2)
-
1
μs
POWER SUPPLY CHARACTERISTICS
IAVDD
--
1.5
mA
IAVSS
--
2.0
mA
IDVDD
SCLK = 4MHz
-
3.0
mA
Power Dissipation, Active PDA
SB = ‘0’
-
15
32.5
mW
Power Dissipation, Standby PDS
SB = ‘1’
-
5
-
mW
PSRR
(Note 3)
-
-70
-
dB
NOTES:
2. Parameter guaranteed by design or characterization, not production tested.
3. Applies to both bipolar and unipolar input ranges.
4. These errors can be removed by re-calibrating at the desired operating temperature.
5. Applies after system calibration.
6. Fully differential input signal source is used.
7. See Load Test Circuit, Figure 4, R1 = 10k
Ω, C
L = 50pF.
8. 1 LSB = 298nV at 24 bits for a Full Scale Range of 5V.
9. VREF = VRHI - VRLO.
10. These errors are on the order of the output noise shown in Table 1.
11. All inputs except OSC1. The OSC1 input VIH is 3.5V minimum.
Electrical Specifications
AVDD = +5V, AVSS = -5V, DVDD = +5V, VRHI = +2.5V, VRLO = AGND = 0V, VCM = AGND,
PGIA Gain = 1, OSCIN = 10MHz, Bipolar Input Range Selected, fN = 10Hz (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
HI7190
相關(guān)PDF資料
PDF描述
VI-B1P-MW-F4 CONVERTER MOD DC/DC 13.8V 100W
GTC030-28-1P CONN RCPT 9POS PANEL MNT W/PINS
VI-B1P-MW-F3 CONVERTER MOD DC/DC 13.8V 100W
MS27508E20F35PA CONN RCPT 79POS BOX MNT W/PINS
ICS1893BFLF PHYCEIVER LOW PWR 3.3V 48-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI7190IP 功能描述:IC ADC 24BIT PROGBL SER 20-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
HI7190IPZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC W/ANNEAL ADC 24BIT 1 0HZ SIGMADELTA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
HI7191 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter
HI7191_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter
HI7191IB 功能描述:IC ADC 24BIT PROGBL SER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-