參數(shù)資料
型號： HI7188IP
廠商： HARRIS SEMICONDUCTOR
元件分類： ADC
英文描述： 8-Channel, 16-Bit, High Precision, Sigma-Delta A/D Sub-System
中文描述： 8-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP40
文件頁數(shù)： 7/22頁
文件大?。?/td> 156K
代理商： HI7188IP
7-1853
Output Three-State Leakage
Current, I
OZ
V
OUT
= 0V, +5V (Note 7)
-
1
10
μ
A
Digital Output Capacitance, C
OUT
(Note 2)
-
10
-
pF
TIMING CHARACTERISTICS
SCLK Minimum Cycle Time, t
SCLK
(Notes 2, 7)
200
-
-
ns
SCLK Minimum Pulse Width, t
SCLKPW
(Notes 2, 7)
60
-
-
ns
CS to SCLK Precharge Time, t
PRE
(Notes 2, 7)
50
-
-
ns
Data Setup to SCLK Rising Edge
(Write), t
DSU
(Notes 2, 7)
50
-
-
ns
Data Hold from SCLK Rising Edge
(Write), t
DHLD
(Notes 2, 7)
0
-
-
ns
Data Read Access from Instruction
Byte Write, t
ACC
(Notes 2, 7)
-
-
40
ns
Read Bit Valid from SCLK Falling
Edge, t
DV
(Notes 2, 7)
-
-
40
ns
Last Data Transfer to Data Ready
Inactive, t
DRDY
(Notes 2, 7)
-
50
-
ns
RESET Low Pulse Width t
RESET
(Notes 2, 7)
100
-
-
ns
RSTI/O Low Pulse Width t
RSTI/O
(Notes 2, 7)
100
-
-
ns
MUX High Pulse Width t
MUX
(Notes 2, 7)
14
μ
s
CADDR Valid to MUX High
(Notes 2, 7)
75
ns
Oscillator Clock Frequency
(Notes 2, 7)
-
3.6864
-
MHz
Output Rise/Fall Time
(Notes 2, 7)
-
-
30
ns
Input Rise/Fall Time
(Notes 2, 7)
-
-
1
μ
s
POWER SUPPLY CHARACTERISTICS
IAV
DD
AV
DD
= +5V, OSC
1
= 3.6864MHz (Note 3)
-
1.8
3.0
mA
IAV
SS
AV
SS
= -5V, OSC
1
= 3.6864MHz (Note 3)
-
1.8
3.0
mA
IDV
DD
DV
DD
= +5V, SCLK = 4MHz
-
2.0
4.0
mA
Power Dissipation, Active PD
A
AV
DD
= +5V, AV
SS
= -5V, SLP = ‘0’
(Notes 3, 9)
-
28
50
mW
Power Dissipation, Sleep PD
S
AV
DD
= +5V, AV
SS
= -5V, SLP = ‘1’
(Notes 3, 9)
-
5
-
mW
PSRR (
V
supply
= 0.25V)
PSRR = 20log (
V
supply
/
V
OS
) (Note 3)
-
75
-
dB
NOTES:
2. Parameter guaranteed by design or characterization, not production tested.
3. DC PSRR is measured on all supplies individually and applies to both Bipolar and Unipolar Input Ranges.
4. These errors can be removed by re-calibrating at the desired operating temperature.
5. Applies after system calibration.
6. Fully differential input signal source is used.
7. See Load Test Circuit, Figure 1, R
1
= 10k
, C
L
= 50pF (Includes Stray and Jig Capacitance).
8. For Line Noise Rejection, 3.6864MHz is required to develop internal clocks to reject 50/60Hz.
9. SLP is the sleep mode enable bit defined in bit 3 of the Control Register (CR <3>).
Electrical Specifications
AV
DD
= +5V, AV
SS
= -5V, DV
DD
= +5V, V
RHI
= +2.5V, V
RLO
= AGND, V
CM
= AGND, PGIA Gain = 1,
OSC
IN
= 3.6864MHz, Bipolar Input Range Selected
(Continued)
PARAMETER
TEST CONDITION
-40
o
C TO 85
o
C
UNITS
MIN
TYP
MAX
HI7188
相關(guān)PDF資料
PDF描述
HI7191IB 24-Bit, High Precision, Sigma Delta A/D Converter
HI7191 24-Bit, High Precision, Sigma Delta A/D Converter
HI7191IP 24-Bit, High Precision, Sigma Delta A/D Converter
HI8182C Telecommunication IC
HI8182CM Telecommunication IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI7190 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:null24-Bit, High Precision, Sigma Delta A/D Converter
HI7190 WAF 制造商:Harris Corporation 功能描述:
HI7190_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter
HI7190EVAL 功能描述:EVALUATION PLATFORM HI7190 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
HI7190IB 功能描述:IC ADC 24BIT PROGBL SER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*