- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI5766KCB (HARRIS SEMICONDUCTOR) 10-Bit, 60 MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI5766KCB |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 60 MSPS A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 文件頁數(shù)： | 13/14頁 |
| 文件大?。?/td> | 155K |
| 代理商： | HI5766KCB |
43
The output enable pin, OE, when pulled high will three-state
the digital outputs to a high impedance state. Set the OE
input to logic low for normal operation.
Supply and Ground Considerations
The HI5766 has separate analog and digital supply and
ground pins to keep digital noise out of the analog signal path.
The digital data outputs also have a separate supply pin,
DV
CC2
, which can be powered from a 3V or 5V supply. This
allows the outputs to interface with 3V logic if so desired.
The part should be mounted on a board that provides
separate low impedance connections for the analog and
digital supplies and grounds. For best performance, the
supplies to the HI5766 should be driven by clean, linear
regulated supplies. The board should also have good high
frequency decoupling capacitors mounted as close as
possible to the converter. If the part is powered off a single
supply then the analog supply should be isolated with a
ferrite bead from the digital supply.
Refer to the application note “Using Intersil High Speed A/D
Converters” (AN9214) for additional considerations when
using high speed converters.
Static Performance Definitions
Offset Error (V
OS
)
The midscale code transition should occur at a level
1
/
4
LSB
above half-scale. Offset is defined as the deviation of the
actual code transition from this point.
Full-Scale Error (FSE)
The last code transition should occur for an analog input that
is
3
/
4
LSBs below positive Full Scale (+FS) with the offset
error removed. Full Scale error is defined as the deviation of
the actual code transition from this point.
Differential Linearity Error (DNL)
DNL is the worst case deviation of a code width from the
ideal value of 1 LSB.
Integral Linearity Error (INL)
INL is the worst case deviation of a code center from a best
fit straight line calculated from the measured data.
Power Supply Sensitivity
Each of the power supplies are moved plus and minus 5% and
the shift in the offset and full scale error (in LSBs) is noted.
Dynamic Performance Definitions
Fast Fourier Transform (FFT) techniques are used to evaluate
the dynamic performance of the HI5766. A low distortion sine
wave is applied to the input, it is coherently sampled, and the
output is stored in RAM. The data is then transformed into the
frequency domain with an FFT and analyzed to evaluate the
dynamic performance of the A/D. The sine wave input to the
part is -0.5dB down from Full scale for all these tests.
SNR and SINAD are quoted in dB. The distortion numbers
are quoted in dBc (decibels with respect to carrier) and
DO
NOT
include any correction factors for normalizing to full
scale.
Effective Number Of Bits (ENOB)
The effective number of bits (ENOB) is calculated from the
SINAD data by:
ENOB = (SINAD - 1.76 + V
CORR
) / 6.02
where:
V
CORR
= 0.5 dB.
V
CORR
adjusts the SINAD, and hence the ENOB, for the
amount the analog input signal is below full scale.
TABLE 1. A/D CODE TABLE
CODE CENTER
DESCRIPTION
+Full Scale (+FS) -
1
/
4
LSB
+FS
-
1
1
/
4
LSB
+
3
/
4
LSB
-
1
/
4
LSB
-FS + 1
3
/
4
LSB
-Full Scale (-FS) +
3
/
4
LSB
NOTES:
8. The voltages listed above represent the ideal center of each output code shown as a function of the reference differential voltage,
(V
REF
+ - V
REF
-) = 0.5V.
9. V
REF
+ = 2.5V and V
REF
- = 2V.
DIFFERENTIAL
INPUT VOLTAGE
(V
IN
+ - V
IN
-)
0.499756V
OFFSET BINARY OUTPUT CODE
(DFS LOW)
TWO’S COMPLEMENT OUTPUT CODE
(DFS HIGH)
M
S
B
L
S
B
M
S
B
L
S
B
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
0.498779V
732.422
μ
V
-244.141
μ
V
-0.498291V
1
1
1
1
1
1
1
1
1
0
0
1
1
1
1
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
1
-0.499268V
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
OE INPUT
DIGITAL DATA OUTPUTS
0
Active
1
High Impedance
HI5766
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5767EVAL2 | 10-Bit, 20/40/60 MSPS A/D Converter with Internal Voltage Reference |
| HI5767EVAL1 | 10-Bit, 20/40/60 MSPS A/D Converter with Internal Voltage Reference |
| HI5780JCQ-T | Video DAC without Color Palette |
| HI5801JCM | ADVANCE INFORMATION |
| HI5801 | ADVANCE INFORMATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5766KCBS2503 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI5766KCBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 28 COMTEMP A/D 10BIT 60MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI5767 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| HI5767/21A | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI5767/2CA | 功能描述:IC ADC 10-BIT 20MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。