- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371815 > HI5766KCB (HARRIS SEMICONDUCTOR) 10-Bit, 60 MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號： | HI5766KCB |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 10-Bit, 60 MSPS A/D Converter |
| 中文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 文件頁數(shù)： | 11/14頁 |
| 文件大?。?/td> | 155K |
| 代理商： | HI5766KCB |
41
Detailed Description
Theory of Operation
The HI5766 is a 10-bit fully differential sampling pipeline A/D
converter with digital error correction logic. Figure 24 depicts
the circuit for the front end differential-in-differential-out sample-
and-hold (S/H). The switches are controlled by an internal
sampling clock which is a non-overlapping two phase signal
,
φ
1
and
φ
2
, derived from the master sampling clock. During the
sampling phase,
φ
1
, the input signal is applied to the sampling
capacitors, C
S
. At the same time the holding capacitors, C
H
,
are discharged to analog ground. At the falling edge of
φ
1
the
input signal is sampled on the bottom plates of the sampling
capacitors. In the next clock phase,
φ
2
, the two bottom plates of
the sampling capacitors are connected together and the
holding capacitors are switched to the op amp output nodes.
The charge then redistributes between C
S
and C
H
completing
one sample-and-hold cycle. The front end sample-and-hold
output is a fully-differential, sampled-data representation of the
analog input. The circuit not only performs the sample-and-hold
function but will also convert a single-ended input to a fully-
differential output for the converter core. During the sampling
phase, the V
IN
pins see only the on-resistance of a switch and
C
S
. The relatively small values of these components result in a
typical full power input bandwidth of 250MHz for the converter.
As illustrated in the functional block diagram and the timing
diagram in Figure 1, eight identical pipeline subconverter
stages, each containing a two-bit flash converter and a
two-bit multiplying digital-to-analog converter, follow the S/H
circuit with the ninth stage being a two bit flash converter.
Each converter stage in the pipeline will be sampling in one
phase and amplifying in the other clock phase. Each
individual subconverter clock signal is offset by 180 degrees
from the previous stage clock signal resulting in alternate
stages in the pipeline performing the same operation.
The output of each of the eight identical two-bit subconverter
stages is a two-bit digital word containing a supplementary bit
to be used by the digital error correction logic. The output of
each subconverter stage is input to a digital delay line which is
controlled by the internal sampling clock. The function of the
digital delay line is to time align the digital outputs of the eight
identical two-bit subconverter stages with the corresponding
output of the ninth stage flash converter before applying the
eighteen bit result to the digital error correction logic. The
digital error correction logic uses the supplementary bits to
correct any error that may exist before generating the final
10-bit digital data output of the converter.
Because of the pipeline nature of this converter, the digital
data representing an analog input sample is output to the
digital data bus on the 7th cycle of the clock after the analog
sample is taken. This time delay is specified as the data
latency. After the data latency time, the digital data
representing each succeeding analog sample is output during
the following clock cycle. The digital output data is
synchronized to the external sampling clock by a double
buffered latching technique. The output of the digital error
correction circuit is available in two’s complement or offset
binary format depending on the state of the Data Format
Select (DFS) control input (see Table 1, A/D Code Table).
Reference Voltage Inputs, V
REF
- and V
REF
+
The HI5766 is designed to accept two external reference
voltage sources at the V
REF
input pins. Typical operation of
the converter requires V
REF
+ to be set at +2.5V and V
REF
- to
be set at 2.0V. However, it should be noted that the input
structure of the V
REF
+ and V
REF
- input pins consists of a
resistive voltage divider with one resistor of the divider
(nominally 500
) connected between V
REF
+ and V
REF
- and
the other resistor of the divider (nominally 2000
) connected
between V
REF
- and analog ground. This allows the user the
option of supplying only the +2.5V V
REF
+ voltage reference
with the +2.0V V
REF
- being generated internally by the
voltage division action of the input structure.
The HI5766 is tested with V
REF
- equal to +2.0V and V
REF
+
equal to +2.5V yielding a fully differential analog input voltage
range of
±
0.5V. V
REF
+ and V
REF
- can differ from the above
voltages.
In order to minimize overall converter noise it is
recommended that adequate high frequency decoupling be
provided at
both
of the reference voltage input pins, V
REF
+
and V
REF
-.
Analog Input, Differential Connection
The analog input to the HI5766 is a differential input that can
be configured in various ways depending on the signal
source and the required level of performance. A fully
differential connection (Figure 25 and Figure 26) will give the
best performance for the converter.
Since the HI5766 is powered by a single +5V analog supply,
the analog input is limited to be between ground and +5V.
For the differential input connection this implies the analog
input common mode voltage can range from 0.25V to 4.75V.
-
+
+
-
C
H
C
S
C
S
C
H
V
IN
+
V
OUT+
V
OUT-
V
IN
-
φ
1
φ
1
φ
1
φ
2
φ
1
φ
1
φ
1
FIGURE 24. ANALOG INPUT SAMPLE-AND-HOLD
V
IN
+
V
DC
V
IN
-
HI5766
V
IN
-V
IN
R
R
FIGURE 25. AC COUPLED DIFFERENTIAL INPUT
HI5766
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5767EVAL2 | 10-Bit, 20/40/60 MSPS A/D Converter with Internal Voltage Reference |
| HI5767EVAL1 | 10-Bit, 20/40/60 MSPS A/D Converter with Internal Voltage Reference |
| HI5780JCQ-T | Video DAC without Color Palette |
| HI5801JCM | ADVANCE INFORMATION |
| HI5801 | ADVANCE INFORMATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5766KCBS2503 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI5766KCBZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 28 COMTEMP A/D 10BIT 60MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| HI5767 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference |
| HI5767/21A | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HI5767/2CA | 功能描述:IC ADC 10-BIT 20MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。