- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384414 > HI-6110PQM (HOLT INTEGRATED CIRCUITS INC) MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor PDF資料下載
參數(shù)資料
| 型號： | HI-6110PQM |
| 廠商： | HOLT INTEGRATED CIRCUITS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| 中文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 532K |
| 代理商： | HI-6110PQM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
HOLT INTEGRATED CIRCUITS
15
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
MSB
LSB
RF1
RCVB
RCVA
RF0
RFLAFFEMPTY
ERVALMESS
IDLE
Not used
0
0
0
0
0
0
0
STATUS REGISTER (Read only) Read Address: 0101
The Status Register may be interrogated by the host at any
time. It provides information that allows the user to determine
whether the HI-6110 is busy executing a MIL-STD-1553
message and its progress. After a message sequence has
completed, the Status register indicates whether an error was
detectedorifthemessagesequencewassuccessful.
RT OPERATION
HI-6110 (REMOTE TERMINAL MODE)
ERROR REGISTER (Read only) Read Address: 0111
The RT Error Register is cleared at Master Reset and error
flags are automatically reset if Control Register bit 6 = “1”. If
an error is encountered during message execution, the
ERROR pin goes high, the ERROR bit is set in the Status
Register, and one or more bits are set in the Error Register to
specifythetypeoferrordetected.
BIT
15-10
9
NAME
-
RTPARERR
FUNCTION
Notused.Thesebitsaresetto"0".
RTParityErrorinthepin-programmedRTaddress.RTaddressparityischeckedonlyatMasterReset,and
oncethisbitisset,thehostcontrollermustperformasubsequentMasterResettoupdateparitystatus.
Notused.Thisbitissetto"0".
8
7
6
5
4
3
FFERR
-
CONERR
GAPERR
SEQERR
DatawasnotavailableintheTransmitDataFIFO.
Notused.
ContiguousMessageError:Transmissionwasnotcontiguous.
Busactivitywasdetectedinthe4.0uSgapafteravalidmessagewascompleted.
The next event after a Command Word was erroneous. For example, a gap following a valid receive
CommandWord,oracontiguousDataWordfollowingatransmitCommandWord.
SyncError:ExpectedCommandSyncandgotDataSync,orviceversa.
ManchesterEncodingError:ThedecoderdetectedanerrorinManchesterencoding,bitcountorparity.
This bit is set when a data word is expected while processing a receive command, but a gap is detected.
It is also set when an RT-to-RT "No Response Timeout" occurs, as defined per MIL-HDBK-1553, Figure 8
"RT-RTTimeout Measurement". The HI-6110 asserts this error when the bus dead-time between the RT-
RTcommandpairandthetransmitRTStatusWordexceeds15uS.
2
1
0
SYNCERR
MANERR
NORCV
-
Thisbitissetto"0".
RTPANo Used
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
MSB
LSB
Not used
0
0
0
0
0
FFERNo UCOGASESYMANORCV
0
0
0
BIT
15-9
8
NAME
-
ERROR
FUNCTION
Notused.Thesebitsaresetto"0".
Thisbitisresetto"0"afterMR,andwillautomaticallyreset2to3uSafterassertionifControlregisterRERR
bit is set. ERROR is set to a "1" if the last sequence had an error. The nature of the message error can be
determinedbyexaminingtheErrorRegister.TheERRORoutputpinreflectsthestateofthisbit.
This bit is a "0" after reset or after a MIL-STD-1553 message containing an error. VALMESS goes high
upon completion of an error-free MIL-STD-1553 message sequence. VALMESS is reset to a zero each
time a valid command is received on the active bus. The VALMESS output pin mirrors the state of
thisbit.
ThisbitgoeshighwhenavalidReceiveCommandarrivesonBusB. ItisresetbytheRCVBflag.
ThisbitgoeshighwhenavalidReceiveCommandarrivesonBusA. ItisresetbytheRCVAflag.
During a message sequence this bit goes low at the arrival of a Command Word, Status Word, or Mode
Data Word. For consecutive words, this bit will momentarily go high between words. The
reflectsthestateofthisbit.
If"0",thereceiveDataFIFOcontainsatleastoneunreaddataword.Thisbitissetto"1"uponmasterreset,
or when the user has read all available received data words from the receiver Data FIFO. The FFEMPTY
outputpinreflectsthestateofthisbit.
Set to "1" upon receipt of a valid Command Word on Bus B except for RT-to-RTreceive commands when it
issetafterthesecondCommandWordisreceived. TheRCVBoutputpinmirrorsthestateofthisbit.
Set to "1" upon receipt of a valid Command Word on BusA
If"1",theRTisidle.Thisbitis“0”throughoutthetimetheRTisprocessingavalidMIL-STD-1553
Commandmessage. Thebitreturnstoa"1"whenthemessageiscompleted.
7
VALMESS
6
5
4
RF1
RF0
RFLAGN
output
3
FFEMPTY
2
RCVB
1
RCVA
A
0
IDLE
RFLAG
except for RT-toRT receive commands when it
issetafterthesecondCommandWordisreceived TheRCV outputpinmirrorsthestateofthisbit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI-6110PQMF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQT | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQTF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PCI | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PCIF | MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI-6110PQMF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQT | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6110PQTF | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 / MIL-STD-1760 BC / RT / MT Message Processor |
| HI-6120 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 Remote Terminal ICs |
| HI-6120_10 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:MIL-STD-1553 Remote Terminal ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。