- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370476 > HD74CDCV857 (Hitachi,Ltd.) 2.5-V Phase-lock Loop Clock Driver PDF資料下載
參數(shù)資料
| 型號： | HD74CDCV857 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 2.5-V Phase-lock Loop Clock Driver |
| 中文描述： | 2.5 V的鎖相環(huán)時鐘驅(qū)動器 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 61K |
| 代理商： | HD74CDCV857 |
HD74CDCV857
9
Switching Characteristics
Item
Symbol
Min
Typ
Max
Unit Test Conditions
Notes
Period jitter
t
PER
t
HPER
t
CC
t
SPE
t
sk
–75
—
75
ps
See figure 6, 9
7, 8
Half period jitter
–100
—
100
ps
See figure 7, 9
8
Cycle to cycle jitter
–75
—
75
ps
See figure 5, 9
Static phase error
–50
—
50
ps
See figure 3, 9
4, 5
Output clock skew
—
—
100
ps
See figure 4, 9
Operating clock frequency f
CLK(O)
Application clock
frequency
60
—
200
MHz See figure 9
1, 2
f
CLK(A)
95
133
170
MHz See figure 9
1, 3
Slew rate
t
SL
t
STAB
1.0
—
2.0
V/ns See figure 9
20% – 80%
PLL stabilization time
Notes: 1. The PLL must be able to handle spread spectrum induced skew (the specification for this
frequency modulation can be found in the latest Intel PC100 Registered DIMM specification)
2. Operating clock frequency indicates a range over which the PLL must be able to lock, but in
which it is not required to meet the other timing parameters.
3. Application clock frequency indicates a range over which the PLL must meet all timing
parameters.
4
Assumes equal wire length and loading on the clock output and feedback path.
5. Static phase error does not include jitter.
6. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its
feedback signal to its reference signal after power up.
7. Period jitter defines the largest variation in clock period, around anominal clock period.
8. Period jitter and half period jitter are independent from each other.
—
—
0.1
ms
See figure 9
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74HC00 | Quad 2-input NAND Gates(四2輸入與非門) |
| HD74HC01 | Quadruple D-type Flip-Flops With Clear 16-CFP -55 to 125 |
| HD74HC02 | Quad. 2-input NOR Gates |
| HD74HC04 | Hex Inverters |
| HD74HC05 | Hex Inverters (with Open Drain Outputs) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74CDCV857RTE | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCV857RTE-E | 制造商:Renesas Electronics Corporation 功能描述:CLOCK GENERATOR - Tape and Reel |
| HD74CDCV857RTEL | 制造商:Renesas Electronics Corporation 功能描述:CLOCK DRIVER-FACT - Tape and Reel |
| HD74CDCV857TE | 制造商:Renesas Electronics Corporation 功能描述: |
| HD74CDCV857TEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。