- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370476 > HD74CDCV857 (Hitachi,Ltd.) 2.5-V Phase-lock Loop Clock Driver PDF資料下載
參數(shù)資料
| 型號： | HD74CDCV857 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 2.5-V Phase-lock Loop Clock Driver |
| 中文描述： | 2.5 V的鎖相環(huán)時鐘驅(qū)動器 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 61K |
| 代理商： | HD74CDCV857 |
HD74CDCV857
4
Pin Function
Pin name
No.
Type
Description
AGND
17
Ground
Analog ground. AGND provides the ground reference for the
analog circuitry.
AV
CC
16
Power
Analog power supply. AV
provides the power reference for
the analog circuitry. In addition, AV
CC
can be used to bypass
the PLL for test purposes. When AV
is strapped to ground,
PLL is bypassed and CLK is buffered directly to the device
outputs. This bypass mode is used for Hitachi test.
CLK,
CLK
13, 14
I
Differential
input
Clock input. CLK provides the clock signal to be distributed by
the HD74CDCV857 clock driver. CLK is used to provide the
reference signal to the integrated PLL that generates the clock
output signals. CLK must have a fixed frequency and fixed
phase for the PLL to obtain phase lock. Once the circuit is
powered up and a valid CLK signal is applied, a stabilization
time is required for the PLL to phase lock the feedback signal to
its reference signal.
FBIN
, FBIN
35, 36
I
Differential
input
Feedback input. FBIN provides the feedback signal to the
internal PLL. FBIN must be hard-wired to FBOUT to complete
the PLL. The integrated PLL synchronizes CLK and FBIN so
that there is nominally zero phase error between CLK and
FBIN.
FBOUT,
FBOUT
32, 33
O
Differential
output
Feedback output. FBOUT is dedicated for external feedback. It
switches at the same frequency as CLK. When externally wired
to FBIN, FBOUT completes the feedback loop of the PLL.
Output bank enable.
PWRDWN
is the output enable for all
outputs. When
PWRDWN
is low, VCO will stop and all outputs
are disabled to a high impedance state. When
PWRDWN
will
be returned high, PLL will re-synchroniz to CLK frequency and
all outputs are enabled.
PWRDWN
37
I
GND
1, 7, 8, 18,
24, 25, 31,
41, 42, 48
Ground
Ground
V
DDQ
4, 11, 12,
15, 21, 28,
34, 38, 45
Power
Power supply
Y
3, 5, 10, 20,
22, 27, 29,
39, 44, 46
O
Differential
output
Clock outputs. These outputs provide low-skew copies of CLK.
Y
2, 6, 9, 19,
23, 26, 30,
40, 43, 47
O
Differential
output
Clock outputs. These outputs provide low-skew copies of
CLK
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74HC00 | Quad 2-input NAND Gates(四2輸入與非門) |
| HD74HC01 | Quadruple D-type Flip-Flops With Clear 16-CFP -55 to 125 |
| HD74HC02 | Quad. 2-input NOR Gates |
| HD74HC04 | Hex Inverters |
| HD74HC05 | Hex Inverters (with Open Drain Outputs) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74CDCV857RTE | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCV857RTE-E | 制造商:Renesas Electronics Corporation 功能描述:CLOCK GENERATOR - Tape and Reel |
| HD74CDCV857RTEL | 制造商:Renesas Electronics Corporation 功能描述:CLOCK DRIVER-FACT - Tape and Reel |
| HD74CDCV857TE | 制造商:Renesas Electronics Corporation 功能描述: |
| HD74CDCV857TEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。