- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370476 > HD74CDCV857 (Hitachi,Ltd.) 2.5-V Phase-lock Loop Clock Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | HD74CDCV857 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 2.5-V Phase-lock Loop Clock Driver |
| 中文描述： | 2.5 V的鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 1/15頁(yè) |
| 文件大?。?/td> | 61K |
| 代理商： | HD74CDCV857 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
HD74CDCV857
2.5-V Phase-lock Loop Clock Driver
ADE-205-335C (Z)
Preliminary
4th Edition
March 2000
Description
The HD74CDCV857 is a high-performance, low-skew, low-jitter, phase locked loop clock driver. It is
specifically designed for use with DDR (Double Data Rate) synchronous DRAMs.
Features
Supports 60 MHz to 200 MHz operation range
Distributes one differential clock input pair to ten differential clock outputs pairs
Supports spread spectrum clock requirements meeting the PC100 SDRAM registered DIMM
specification
External feedback pins (FBIN,
FBIN
) are used to synchronize the outputs to the clock input
Supports 2.5V analog supply voltage (AV
CC
), and 2.5 V V
DDQ
No external RC network required
Sleep mode detection
48pin TSSOP (Thin Shrink Small Outline Package)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD74HC00 | Quad 2-input NAND Gates(四2輸入與非門) |
| HD74HC01 | Quadruple D-type Flip-Flops With Clear 16-CFP -55 to 125 |
| HD74HC02 | Quad. 2-input NOR Gates |
| HD74HC04 | Hex Inverters |
| HD74HC05 | Hex Inverters (with Open Drain Outputs) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD74CDCV857RTE | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
| HD74CDCV857RTE-E | 制造商:Renesas Electronics Corporation 功能描述:CLOCK GENERATOR - Tape and Reel |
| HD74CDCV857RTEL | 制造商:Renesas Electronics Corporation 功能描述:CLOCK DRIVER-FACT - Tape and Reel |
| HD74CDCV857TE | 制造商:Renesas Electronics Corporation 功能描述: |
| HD74CDCV857TEL | 制造商:Renesas Electronics Corporation 功能描述:FACT - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。