
Rev. 2.0, 09/99, page xii of xiii
Figure 14-9. AC97 DMA Program Flow................................................................................. 205
Figure 14-10. Warm/Cold Reset Timing ................................................................................. 206
Figure 14-11. Serial Data Setup, Hold and Output Delay Timing............................................. 206
Figure 15-1. AFE Interface Block Diagram............................................................................. 210
Figure 15-2. Divider Configuration......................................................................................... 220
Figure 15-3. HC1 Pin and Control Data Outputs ..................................................................... 221
Figure 15-4. TDEI Output Timing .......................................................................................... 222
Figure 15-5. RDFI Output Timing .......................................................................................... 223
Figure 16-1. H8 Keyboard Controller Interface Block Diagram............................................... 225
Figure 16-2. Keyboard Controller Interface Read Timing........................................................ 228
Figure 16-3. Keyboard Controller Interface Write Timing ....................................................... 229
Figure 17-1. USB Peripheral Device Controller Interface ........................................................ 231
Figure 17-2. The Transmit FIFO............................................................................................. 239
Figure 17-3. The Receive FIFO .............................................................................................. 244
Figure 17-4. The Transmit Operation Flow of ISR .................................................................. 254
Figure 17-5. The Receive Operation Flow of ISR.................................................................... 257
Figure 17-6. USB Device Resume and Suspend Flow ............................................................. 258
Figure 18-1. A/D Converter Block Diagram............................................................................ 260
Figure 18-2. Example of A/D Converter Operation (Single Mode, Channel 1 Selected) ........... 266
Figure 18-3. Example of A/D Converter Operation
(Scan Mode, Channels An0 to AN2 Selected)..................................................... 268
Figure 18-4. A/D Conversion Timing ..................................................................................... 269
Figure 18-5. External Trigger Input Timing ............................................................................ 270
Figure 18-6. Analog Input Pin RC Equivalent Circuit.............................................................. 272
Figure 19-1. LCDC Register & Display Memory Allocation ................................................... 277
Figure 19-2. Flow Chart for CPU Access Display Memory ..................................................... 277
Figure 19-3. LCD System Block Diagram............................................................................... 278
Figure 19-4. 64K Colors Example .......................................................................................... 281
Figure 19-5. 256/256K Colors Example.................................................................................. 282
Figure 19-6. 64 Gray Scales Example ..................................................................................... 282
Figure 19-7. 16 Gray Scales Example ..................................................................................... 283
Figure 19-8. 4 Gray Scales Example ....................................................................................... 283
Figure 19-9. 2 Gray Scales Example ....................................................................................... 284
Figure 19-10. LCD Output Timings........................................................................................ 292
Figure 19-11. LCDM Output Format ...................................................................................... 293
Figure 19-12. CRT Output Timing.......................................................................................... 296
Figure 19-13. Palette Register................................................................................................. 300
Figure 19-14. Line Drawing Function ..................................................................................... 305
Figure 19-15. Line Drawing Region ....................................................................................... 306
Figure 19-16. BitBLT Function .............................................................................................. 310
Figure 19-17. LCD Control Block Diagram ............................................................................ 315
Figure 19-18. Recommended CR Constants for LCDC Built-in Oscillator ............................... 316
Figure 19-19. Wilder Current Source Application Circuit for DAC Vref Input Pin................... 316