
Rev. 2.0, 09/99, page ii of xiii
5.4.2
High Speed Timing ......................................................................................... 37
5.5
Internal Bus Data Swap Rules ...................................................................................... 39
5.6
Internal Peripheral Bus AC Timing Specification ......................................................... 40
Section 6 Power Management and System Configuration .............................. 41
6.1
Overview.....................................................................................................................41
6.2
Features ....................................................................................................................... 41
6.3
Register Description..................................................................................................... 41
6.3.1
System Module Standby Control Register (SMSCR)........................................ 43
6.3.2
System Configuration Register (SCONFR) ...................................................... 44
6.3.3
System Bus Control Register (SBCR) .............................................................. 46
6.3.4
System Peripheral Clock Control Register (SPCCR) ........................................ 47
6.3.5
System Peripheral S/W Reset Control Register (SPSRCR) ............................... 51
6.3.6
System PLL Control Register (SPLLCR) ......................................................... 53
6.3.7
System Revision Register (SRR)...................................................................... 54
6.3.8
System Device ID Register (SDID).................................................................. 54
6.3.9
System Debug Port Control Register (SDPR) ................................................... 54
Section 7 General Purpose I/O Port................................................................ 55
7.1
Overview.....................................................................................................................55
7.1.1
Features........................................................................................................... 55
7.2
Register Configuration ................................................................................................. 57
7.3
Register Descriptions ................................................................................................... 58
7.3.1
Port Data Register (GPADR and GPBDR) ....................................................... 59
7.3.2
Port Control Register (GPACR and GPBCR) ................................................... 60
7.3.3
Port Interrupt Control Register (GPAICR and GPBICR) .................................. 61
7.3.4
Port Interrupt Status Register (GPAISR and GPDISR) ..................................... 62
Section 8 Interrupt Controller (INTC)............................................................ 63
8.1
Overview.....................................................................................................................63
8.1.1
Features........................................................................................................... 63
8.1.2
Block Diagram ................................................................................................ 64
8.1.3
Pin Configuration ............................................................................................ 65
8.1.4
Register Configuration..................................................................................... 65
8.2
Interrupt Sources.......................................................................................................... 65
8.2.1
On-Chip Module Interrupt ............................................................................... 65
8.2.2
Interrupt Exception Processing and Priority...................................................... 65
8.3
Interrupt Trigger Mode ................................................................................................ 66
8.4
NIRR: Interrupt Request Register................................................................................. 67
8.5
NIMR: Interrupt Mask Register.................................................................................... 69
8.6
NITR: Interrupt Trigger Mode Register ........................................................................ 72
Section 9 Timer ............................................................................................. 75