參數(shù)資料
型號(hào)： GS880Z32CGT-250
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 256K X 32 ZBT SRAM, 5.5 ns, PQFP100
封裝： TQFP-100
文件頁(yè)數(shù)： 4/24頁(yè)
文件大?。?/td> 885K
代理商： GS880Z32CGT-250
GS880Z18/32/36CT-333/300/250/200/150
Rev: 1.02 12/2010
12/24
2010, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin , so this input pin can be unconnected and the chip will operate in
the default states as specified in the above tables.
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Burst Counter Sequences
相關(guān)PDF資料
PDF描述
GS88118AGT-150I 512K X 18 CACHE SRAM, 7.5 ns, PQFP100
GS88118AGT-133T 512K X 18 CACHE SRAM, 8.5 ns, PQFP100
GS88136BD-333 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BD-333I 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS88136BGD-150 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS880Z36AT-133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-133I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-150I 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-166 制造商:GSI 制造商全稱:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*