- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223865 > GS8162Z72CGC-250IVT (GSI TECHNOLOGY) 256K X 72 ZBT SRAM, 5.5 ns, PBGA209 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8162Z72CGC-250IVT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 256K X 72 ZBT SRAM, 5.5 ns, PBGA209 |
| 封裝： | 14 X 22 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-209 |
| 文件頁數(shù)： | 14/27頁 |
| 文件大?。?/td> | 727K |
| 代理商： | GS8162Z72CGC-250IVT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
Select DR
Capture DR
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
Select IR
Capture IR
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
Test Logic Reset
Run Test Idle
0
1
0
1
0
1
0
1
0
1
0
1
10
0
1
11
1
GS8162Z72CC-xxxV
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03a 4/2008
21/27
2004, GSI Technology
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate
testing of other devices in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded
in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers
into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded
with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM
clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the
input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the
device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data
capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except cap-
turing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary
scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all
logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is still
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8162ZV36AGD-350I | 512K X 36 ZBT SRAM, 4.5 ns, PBGA165 |
| GS82032GQ-150IT | 64K X 32 CACHE SRAM, 9 ns, PQFP100 |
| GS820V32GQ-5 | 64K X 32 CACHE SRAM, 5 ns, PQFP100 |
| GS8321E18AD-333IT | CACHE SRAM, PBGA165 |
| GS832236AB-150VT | 1M X 36 CACHE SRAM, 7.5 ns, PBGA119 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8162Z72CGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 5NS/2.8NS 209FBGA - Trays |
| GS8162Z72CGC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 5NS/2.8NS 209FBGA - Trays |
| GS8170DW36AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.8NS 209FBGA - Trays |
| GS8170DW36AC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
| GS8170DW36AC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 18MBIT 512KX36 1.7NS 209FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。