參數(shù)資料
型號(hào)： GS81302TT07GE-333I
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 16M X 8 DDR SRAM, 0.45 ns, PBGA165
封裝： 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁數(shù)： 11/31頁
文件大小： 1198K
代理商： GS81302TT07GE-333I
AC Electrical Characteristics
Parameter
Symbol
-450
-400
-350
-333
-300
Units
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Clock
K, K Clock Cycle Time
tKHKH
2.2
8.4
2.5
8.4
2.86
8.4
3.0
8.4
3.3
8.4
ns
tK Variable
tKVar
—
0.15
—
0.2
—
0.2
—
0.2
—
0.2
ns
4
K, K Clock High Pulse Width
tKHKL
0.4
—
0.4
—
0.4
—
0.4
—
0.4
—
cycle
K, K Clock Low Pulse Width
tKLKH
0.4
—
0.4
—
0.4
—
0.4
—
0.4
—
cycle
K to K High
tKHKH
0.94
—
1.06
—
1.23
—
1.28
—
1.40
—
ns
K to K High
tKHKH
0.94
—
1.06
—
1.23
—
1.28
—
1.40
—
ns
DLL Lock Time
tKLock
2048
—
2048
—
2048
—
2048
—
2048
—
cycle
5
K Static to DLL reset
tKReset
30
—
30
—
30
—
30
—
30
—
ns
Output Times
K, K Clock High to Data Output Valid
tKHQV
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
ns
K, K Clock High to Data Output Hold
tKHQX
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
ns
K, K Clock High to Echo Clock Valid
tKHCQV
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
ns
K, K Clock High to Echo Clock Hold
tKHCQX
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
ns
CQ, CQ High Output Valid
tCQHQV
—
0.15
—
0.2
—
0.23
—
0.25
—
0.27
ns
CQ, CQ High Output Hold
tCQHQX
–0.15
—
–0.2
—
–0.23
—
–0.25
—
–0.27
—
ns
CQ, CQ High to QLVD
tQVLD
–0.15
0.15
–0.2
0.2
–0.23
0.23
–0.25
0.25
–0.27
0.27
ns
CQ Phase Distortion
tCQHCQH
0.85
—
1.0
—
1.18
—
1.25
—
1.40
—
ns
K Clock High to Data Output High-Z
tKHQZ
—
0.45
—
0.45
—
0.45
—
0.45
—
0.45
ns
K Clock High to Data Output Low-Z
tKHQX1
–0.45
—
–0.45
—
–0.45
—
–0.45
—
–0.45
—
ns
Setup Times
Address Input Setup Time
tAVKH
0.275
—
0.4
—
0.4
—
0.4
—
0.4
—
ns
1
Control Input Setup Time
(R/W, LD)
tIVKH
0.275
—
0.4
—
0.4
—
0.4
—
0.4
—
ns
2
Control Input Setup Time
(BWX)
tIVKH
0.22
—
0.28
—
0.28
—
0.28
—
0.28
—
ns
3
Data Input Setup Time
tDVKH
0.22
—
0.28
—
0.28
—
0.28
—
0.28
—
ns
Hold Times
Address Input Hold Time
tKHAX
0.275
—
0.4
—
0.4
—
0.4
—
0.4
—
ns
1
Control Input Hold Time
(R/W, LD)
tKHIX
0.275
—
0.4
—
0.4
—
0.4
—
0.4
—
ns
2
Control Input Hold Time
(BWX)
tKHIX
0.22
—
0.28
—
0.28
—
0.28
—
0.28
—
ns
3
Data Input Hold Time
tKHDX
0.22
—
0.28
—
0.28
—
0.28
—
0.28
—
ns
Notes:
1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
2. Control signals are R/W, LD.
3. Control signals are BW0, BW1 and (BW2, BW3 for x36).
4. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
5. VDD slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once VDD and input clock are stable.
GS81302TT07/10/19/37E-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 5/2011
19/31
2011, GSI Technology
相關(guān)PDF資料
PDF描述
GS816036AGT-250I 512K X 36 CACHE SRAM, 5.5 ns, PQFP100
GS8160E36GT-250 512K X 36 CACHE SRAM, 5.5 ns, PQFP100
GS816118AGT-200IT 1M X 18 CACHE SRAM, 6.5 ns, PQFP100
GS8161E18GT-166I 1M X 18 CACHE SRAM, 7 ns, PQFP100
GS8162V18AGB-350I 1M X 18 CACHE SRAM, 4.5 ns, PBGA119
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS815018AB 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS815018AB-250 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays
GS815018AB-250I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 2NS 119FPBGA - Trays
GS815018AB-300 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 1.6NS 119FPBGA - Trays
GS815018AB-300I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 1MX18 1.6NS 119FPBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*