- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375872 > FPD85308 (National Semiconductor Corporation) Panel Timing Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | FPD85308 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Panel Timing Controller |
| 中文描述： | 小組定時(shí)控制器 |
| 文件頁數(shù)： | 14/31頁 |
| 文件大小： | 474K |
| 代理商： | FPD85308 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Functional Description
(Continued)
TABLE 2. FPD85308 Programmable Register Definition
(Continued)
Control
Registers
Vertical
Backporch (11
bits)
Horizontal
Backporch (11
bits)
General
Purpose Output
Registers
(9 sets)
EEPROM
Address
DA, D9
The control registers provide mode setting information to the input and output interfaces.
# of HSYNCS from VSYNC falling edge until start of video
D8, D7
# of 65 MHz clocks after the falling edge of HSYNC until start of video
See
Table 3
EEPROM
Memory
Map
The GPO registers provide complete control over placement of control edges/strobes within the
data frame. The GPO timing registers (Vertical Start, Vertical Duration, Horizontal Start, and
Horizontal Duration) define the control timing relative to the internal line and pixel counters. The
line counter corresponds to the line being displayed. The pixel counter corresponds to the pixel
output each line. The Control Register provides polarity selection and/or generation of a line to
line frame-to-frame alternating signal (REV). Each General Purpose Output can be uniquely
configured. See the GPO programming examples for details.
- GPO [0] provides for the data inversion function enabled by bit 3 of the Output Format Control
Register
- GPO [8] provides programmable data and clock blanking
Line # at which GPO [X] control generation begins
Vertical Start
(11 bits)
Vertical
Duration
(11 bits)
Horizontal Start
(10 bits)
# lines GPO [X] control generation continues
(if “0”, Vertical component is always on)
Internal count (pixel counter) at which GPO [X] goes active to be triggered on rising edge of the
OCLK
Note: If control register [1] = “1”, start position will be moved by 1 pixel clock
# Pixel Clocks/2 GPO [X] is active after Horizontal Start
(if “0”, Horizontal component is always on)
Horizontal
Duration
(11 bits)
F
www.national.com
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FPD85310VJD | Panel Timing Controller |
| FPD85310 | Panel Timing Controller |
| FPD87208AXAVS | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208 | +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87310 | Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FPD85310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Panel Timing Controller |
| FPD85310VJD | 功能描述:IC CTRLR PANEL TIMING 100-TQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| FPD87208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs |
| FPD87208AXAVS | 制造商:Rochester Electronics LLC 功能描述:2.5V XGA/WXGA TIMING CONTROLER - Bulk |
| FPD87310 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。